

Integrated circuits

Book IC09N New series

1986

TTL Logic series

Signetics

Elcoma – Philips Electronic Components and Materials Division – embraces a world-wide group of companies operating under the following names:



Elcoma offers you a technological partnership in developing your systems to the full. A partnership to which we can bring

- world-wide production and marketing
- know-how
- systems approach
- continuity
- broad product line
- fundamental research
- leading technologies
- applications support
- quality

TTL LOGIC SERIES

	page
Contents	• •
Product status and definitions	. 1
Section 1 — Selection guide	
Index	. 1-
Numerical Index	1 1
rechnology Selection Guide	1 (
unction cross Reference Guide	1 1 /
Ordering Information	. 1-24
Section 2 — Quality and Reliability	
Quality and Reliability	. 2-3
Section 3 — Military Information	
Military Information	. 3-3
Section 4 — TTL User's Guide	
Product Information	. 4-3
Section 5 — 74 Series	
Data Sheets	£ 2
	, 3-3
Section 6 – 8T Series	
Data Sheets	. 6-3
Section 7 — LSI Products	
Data Sheets.	
	/-3
Section 8 — Surface Mounted ICs	
Surface Mounted ICs	8-3
Section 9 — Package Outlines	
Index	
Index	9-1
Introduction	9-3
D Plastic Small Outline	9-5
N Plastic Standard Dual-in-Line	9-6
	9-9



DATA HANDBOOK SYSTEM

Our Data Handbook System comprises more than 60 books with specifications on electronic components, subassemblies and materials. It is made up of four series of handbooks:

ELECTRON TUBES

BLUE

SEMICONDUCTORS

RED

INTEGRATED CIRCUITS

PURPLE

COMPONENTS AND MATERIALS

GREEN

The contents of each series are listed on pages iv to viii.

The data handbooks contain all pertinent data available at the time of publication, and each is revised and reissued periodically.

When ratings or specifications differ from those published in the preceding edition they are indicated with arrows in the page margin. Where application information is given it is advisory and does not form part of the product specification.

Condensed data on the preferred products of Philips Electronic Components and Materials Division is given in our Preferred Type Range catalogue (issued annually).

Information on current Data Handbooks and on how to obtain a subscription for future issues is available from any of the Organizations listed on the back cover.

Product specialists are at your service and enquiries will be answered promptly.

February 1984

iii

ELECTRON TUBES (BLUE SERIES)

The blue series of data handbooks comprises:

Monochrome tubes and deflection units

T1

T1	Tubes for r.f. heating
T2a	Transmitting tubes for communications, glass types
T2b	Transmitting tubes for communications, ceramic types
Т3	Klystrons
T4	Magnetrons for microwave heating
Т5	Cathode-ray tubes Instrument tubes, monitor and display tubes, C.R. tubes for special applications
Т6	Geiger-Müller tubes
T8	Colour display systems Colour TV picture tubes, colour data graphic display tube assemblies, deflection units
Т9	Photo and electron multipliers
T10	Plumbicon camera tubes and accessories
T11	Microwave semiconductors and components
T12	Vidicon and Newvicon camera tubes
T13	Image intensifiers and infrared detectors
T15	Dry reed switches

Black and white TV picture tubes, monochrome data graphic display tubes, deflection units

T16

SEMICONDUCTORS (RED SERIES)

The red series of data handbooks comprises:

S1	$\label{eq:Diodes} \textbf{Small-signal silicon diodes, voltage regulator diodes ($<$ 1,5$ W), voltage reference diodes, tuner diodes, rectifier diodes}$
S2a	Power diodes
S2b	Thyristors and triacs
S3	Small-signal transistors
S4a	Low-frequency power transistors and hybrid modules
S4b	High-voltage and switching power transistors
S5	Field-effect transistors
S6	R.F. power transistors and modules
S7	Surface mounted semiconductors
S8a	Light-emitting diodes
S8b	Devices for optoelectronics Optocouplers, photosensitive diodes and transistors, infrared light-emitting diodes and infrared sensitive devices, laser and fibre-optic components
S9	Power MOS transistors
S10	Wideband transistors and wideband hybrid IC modules
S11	Microwave transistors
S12	Surface acoustic wave devices
S13	Semiconductor sensors

INTEGRATED CIRCUITS (PURPLE SERIES)

The purple series of data handbooks comprises:

EXISTING SERIES Supersede		Superseded by:
IC1	Bipolar ICs for radio and audio equipment	IC01N
IC2	Bipolar ICs for video equipment	IC02Na and IC02Nb
IC3	ICs for digital systems in radio, audio and video equipment	IC01N, IC02Na and IC02Nb
IC4	Digital integrated circuits CMOS HE4000B family	
IC5	Digital integrated circuits — ECL ECL10 000 (GX family), ECL100 000 (HX family), dedicated	IC08N ted designs
IC6	Professional analogue integrated circuits	ICO3N and Supplement to IC11N
IC7	Signetics bipolar memories	
IC8	Signetics analogue circuits	IC11N
IC9	Signetics TTL logic	IC09N and IC15N
IC10	Signetics Integrated Fuse Logic (IFL)	IC13N
IC11	Microprocessors, microcomputers and peripheral circuitry	IC14N

NEW SERIES	S	
IC01N	Radio, audio and associated systems Bipolar, MOS	(published 1985)
IC02Na	Video and associated systems Bipolar, MOS Types MAB8031AH to TDA1524A	(published 1985)
IC02Nb	Video and associated systems Bipolar, MOS Types TDA2501 to TEA1002	(published 1985)
IC03N	Integrated circuits for telephony	(published 1985)
IC04N	HE4000B logic family CMOS	
IC05N	HE4000B logic family — incased ICs CMOS	(published 1984)
IC06N*	High-speed CMOS; PC74HC/HCT/HCU Logic family	(published 1986)
IC07N	High-speed CMOS; PC54/74HC/HCT/HCU — uncased ICs Logic family	
IC08N	ECL 10K and 100K logic families	(published 1984)
1C09N	TTL logic series	(published 1986)
IC10N	Memories MOS, TTL, ECL	
IC11N	Linear LSI	(published 1985)
Supplement to IC11N	Linear LSI	(published 1986)
IC12N	Semi-custom gate arrays & cell libraries ISL, ECL, CMOS	
IC13N	Semi-custom Integrated Fuse Logic	(published 1985)
IC14N	Microprocessors, microcontrollers & peripherals Bipolar, MOS	(published 1985)
IC15N	FAST TTL logic series	(published 1984)
Note		

Note

Books available in the new series are shown with their date of publication.

^{*} Supersedes the IC06N 1985 edition and the Supplement to IC06N issued Autumn 1985.

COMPONENTS AND MATERIALS (GREEN SERIES)

The green series of data handbooks comprises:

C1	Programmable controller modules PLC modules, PC20 modules
C2	Television tuners, coaxial aerial input assemblies, surface acoustic wave filters
C3	Loudspeakers
C4	Ferroxcube potcores, square cores and cross cores
C5	Ferroxcube for power, audio/video and accelerators
C6	Synchronous motors and gearboxes
C7	Variable capacitors
C8	Variable mains transformers
C9	Piezoelectric quartz devices
C10	Connectors
C11	Non-linear resistors
C12	Potentiometers, encoders and switches
C13	Fixed resistors
C14	Electrolytic and solid capacitors
C15	Ceramic capacitors
C16	Permanent magnet materials
C17	Stepping motors and associated electronics
C18	Direct current motors
C19	Piezoelectric ceramics
C20	Wire-wound components for TVs and monitors
C21*	Assemblies for industrial use HNIL FZ/30 series, NORbits 60-, 61-, 90-series, input devices

C22

Film capacitors

^{*} To be issued shortly

Preface

Logic Products

Signetics would like to thank you for your interest in our products. This manual contains information and specifications on SSI, MSI, and LSI products in Standard Product families such as 7400, 74S, 74LS, and 8T. Signetics offers a broad range of Logic Products besides those described in this data manual. Newer Random Logic families such as 74HC/HCT and 74F are contained in other data manuals. 10K/100K ECL, 4000 Series CMOS, PROM/RAM, and Application Specific Product specifications are contained in separate data manuals.

This manual also includes:

- updated Technology and Function Cross Reference Guides
- TTL User's Guide
- an expanded chapter on SMD Technology
- updated package information.

All reference to military products has been deleted, specifically, to reflect government restrictions imposed via Revision C of MIL-STD 883, including the general provisions of Paragraph 1-2. Specifications for Signetics military products are available in the Signetics Military Products Data Manual.

Signetics is continually developing new products. As you see new product announcements, you should contact your local Signetics sales office, representative or authorized distributor or write Signetics, c/o Information Services at 811 East Arques Avenue, P.O. Box 3409, Sunnyvale, California 94088-3409, for the latest technical information.

Product Status

Logic Products

DEFINITIONS		
Data Sheet	Product Status	Definition
Objective Specification	Formative or In Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data and supplementary data will be published at a later date. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product Specification	Full Production	This data sheet contains Final Specifications. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

Section 1 Introduction

Logic Products

INDEX

Numerical Index	.10
rechnology Selection Guide	10
runction Cross Reference Guide	4 4 4
Ordering Information	1-14



Numerical Index

Logic Products

74 SERIES		
7400	Quad 2-Input NAND Gate	5-3
74LS00	Quad 2-Input NAND Gate	
74S00	Quad 2-Input NAND Gate	5-3
74LS01	Quad 2-Input NAND Gate (Open Collector)	5-6
7402	Quad 2-Input NOR Gate	5-9
74LS02	Quad 2-Input NOR Gate	5-9
74S02	Quad 2-Input NOR Gate	5-9
7403		5-12
74S03	Quad 2-Input NAND Gate (Open Collector)	5-12
7404	Hex Inverter	5-15
74LS04	Hex Inverter	5-15
74S04	Hex Inverter	5-15
7405	Hex Inverter (Open Collector)	5-18
74LS05	Hex Inverter (Open Collector)	5-18
74S05	Hex Inverter (Open Collector)	5-18
7406	Hex Inverter Buffer/Driver (Open Collector)	5-21
7407	Hex Inverter/Driver, Open Collector	5-21
7408	Quad 2-Input AND Gate	5-24
74LS08	Quad 2-Input AND Gate	5-24
74S08	Quad 2-Input AND Gate	5-24
74LS09	Quad 2-Input AND Gate (Open Collector)	5-27
7410	Triple 3-Input NAND Gate	5-30
74LS10	Triple 3-Input NAND Gate	5-30
74S10	Triple 3-Input NAND Gate	5-30
7411	Triple 3-Input AND Gate	5-30
74LS11	Triple 3-Input AND Gate	5-30
74S11	Triple 3-Input AND Gate	5-30
7413	Dual 4-Input NAND Schmitt Trigger	5-34
74LS13	Dual 4-Input NAND Schmitt Trigger	5-34
7414	Hex Inverter Schmitt Trigger	5-38
74LS14	39	5-38
7416	(-r	5-42
7417	Hex Buffer/Driver (Open Collector)	5-42
7420	Dual 4-Input NAND Gate	5-45
74LS20	Dual 4-Input NAND Gate	5-45
74\$20	Dual 4-Input NAND Gate	5-45
7421	Dual 4-Input AND Gate	5-45
74LS21	Dual 4-Input AND Gate	5-45
7425	Dual 4-Input NOR Gate with Strobe	5-49
7426	Quad 2-Input NAND Gate (Open Collector)	5-52
74LS26	Dual 2-Input NAND Gate (Open Collector)	5-52
7427	Triple 3-Input NOR Gate	5-55
74LS27	Triple 3-Input NOR Gate	5-55
7428	Quad 2-Input NOR Buffer	5-58
7430 74LS30		5-61
741530	8-Input NAND Gate	5-61 5-64
7452 74LS32	Quad 2-Input OR Gate	5-64
74E332 74S32	Quad 2-Input OR Gate	5-64
74532 7433	Quad 2-Input OA Gate: Quad 2-Input NOR Buffer (Open Collector)	5-67
7433 74LS33	Quad 2-Input NOR Buffer (Open Collector)	5-67
74LS33 7437	Quad 2-Input NAND Buffer.	5-70
7437 74LS37	Quad 2-Input NAND Buffer.	5-70
74S37	Quad 2-Input NAND Buffer	5-70
7438	Quad 2-Input NAND Buffer (Open Collector).	5-73
74LS38	Quad 2-Input NAND Buffer (Open Collector).	5-73
74S38	Quad 2-Input NAND Buffer (Open Collector).	5-73
, -1000	add E mparts are some topon concern,	5-13

/4 SERIES		
7439	Quad 2-Input NAND Buffer (Open Collector)	5-76
7440	Quad 4-Input NAND Buffer	5-79
74LS40	Dual 4-Input NAND Buffer	
74S40	Dual 4-Input NAND Buffer	5-79
7442	BCD-to-Decimal Decoder (1-to-10)	5-82
74LS42	BCD-to-Decimal Decoder (1-to-10)	5-82
7445	BCD-to-Decimal Decoder/Driver (Open Collector)	5-86
7451	Dual 2-Wide 2-Input AND-OR-Invert Gate	5-90
74LS51	Dual 2-Wide 2-Input, 2-Wide 3-Input AND-OR-Invert Gate	5-90
74S51	Dual 2-Wide 2-Input AND-OR-Invert Gate	
74LS54	4-Wide 2- and 3-Input AND-OR-Invert Gate	
74S64	4-2-3-2-Input AND-OR-Invert Gate	
7473	Dual J-K Flip-Flop	
74LS73	Dual J-K Flip-Flop	5-99
7474		
74LS74A	Dual D-Type Flip-Flop	5-104
74574	Dual D-Type Flip-Flop	5-104
7475		5-109
74LS75	Quad Bistable Latch	5-109
7476	Dual J-K Flip-Flop	5-114
74LS76		5-114
7483	4-Bit Full Adder	5-120
74LS83A	4-Bit Full Adder	5-120
7485	4-Bit Magnitude Comparator	5-125
74LS85	4-Bit Magnitude Comparator	5-125
74S85	4-Bit Magnitude Comparator	5-125
7486	Quad 2-Input Exclusive-OR Gate	5-132
74LS86	Quad 2-Input Exclusive-OR Gate	5-132
74S86	Quad 2-Input Exclusive-OR Gate	5-132
7490	Decade Counter	5-135
74LS90	Decade Counter	5-135
7491A	8-Bit Shift Register	5-140
7492		
74LS92	Divide-by-Twelve Counter	5-144
7493	4-Bit Binary Ripple Counter	5-149
74LS93	4-Bit Binary Ripple Counter	5-149
7494	4-Bit Shift Register	5-153
7495	4-Bit Shift Register	5-158
74LS95B		
7496	5-Bit Shift Register	5-163
74LS96	5-Bit Shift Register	5-163
74107		
74LS107	Dual J-K Flip-Flop	5-168
74109	3 33 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
74LS109A	Dual J-K Positive Edge-Triggered Flip-Flop	
74LS112	Dual J-K Edge-Triggered Flip-Flop	5-178
74S112	Dual J-K Edge-Triggered Flip-Flop	
74LS113	Dual J-K Edge-Triggered Flip-Flop	5-183
74S113	Dual J-K Edge-Triggered Flip-Flop	5-183
74116	Dual 4-Bit Transparent Latch	
74121	Monostable Multivibrator	5-193
74123	Dual Retriggerable Monostable Multivibrator	
74125	Quad 3-State Buffer	
74LS125A	Quad 3-State Buffer	5-204
74126 741.6106A	Quad 3-State Buffer	5-204
74LS126A	Quad 3-State Buffer	5-204
74128	Quad 2-Input NOR Buffer	5-209
74132	Quad 2-Input NAND Schmitt Trigger	5-212
74LS132	Quad 2-Input NAND Schmitt Trigger	5-212
74S133	13-Input NAND Gate	5-217
74S134	12-Input NAND Gate (3-State)	5-220 5-224
74S135	Quad Exclusive OR/NOR Gate Ouad Two-Input Exclusive OR Cate (Open Collector)	5-224
74LS136 74LS138	Quad Two-Input Exclusive OR Gate (Open Collector)	5-227
74LS138	1-of-8 Decoder/Demultiplexer	0-230

74 SENIES		
74S138	1-of-8 Decoder/Demultiplexer	5-230
74LS139	Dual 1-of-4 Decoder/Demultiplexer	
74S139	Dual 1-of-4 Decoder/Demultiplexer	
74S140	Dual 4-Input NAND 50-Ohm Line Driver	
74145	BCD-to-Decimal Decoder/Driver (Open Collector)	
74147	10-Line-to-4-Line Priority Encoder	
74148	8-Input Priority Encoder	
74150	16-Input Multiplexer	
74151	8-Input Multiplexer	5-258
74LS151	8-Input Multiplexer	
74S151	8-Input Multiplexer	5-258
74153	Dual 4-Line to 1-Line Multiplexer	5-263
74LS153	Dual 4-Line to 1-Line Multiplexer	5-263
74S153	Dual 4-Line to 1-Line Multiplexer	5-263
74154	1-of-16 Decoder/Demultiplexer	
74LS154	1-of-16 Decoder/Demultiplexer	
74155	Dual 2-Line to 4-Line Decoder/Demultiplexer	5-271
74LS155	Dual 2-Line to 4-Line Decoder/Demultiplexer	
74156	Dual 2-Line to 4-Line Decoder/Demultiplexer (Open Collector)	
74LS156		
	Dual 2-Line to 4-Line Decoder/Demultiplexer (Open Collector)	
74157	Quad 2-Input Data Selector/Multiplexer	
74LS157	Quad 2-Input Data Selector/Multiplexer	
74\$157	Quad 2-Input Data Selector/Multiplexer	5-279
74158	Quad 2-Input Data Selector/Multiplexer (Inverting)	
74LS158	Quad 2-Input Data Selector/Multiplexer (Inverting)	
74S158	Quad 2-Input Data Selector/Multiplexer (Inverting)	
74160	BCD Decade Counter	
74LS160A	BCD Decade Counter	5-284
74161	4-Bit Binary Counter	5-284
74LS161A	4-Bit Binary Counter	5-284
74LS162A	BCD Decade Counter	5-284
74163	4-Bit Binary Counter	5-284
74LS163A	4-Bit Binary Counter	5-284
74164	8-Bit Serial-In Parallel-Out Shift Register	
74LS164	8-Bit Serial-In Parallel-Out Shift Register	
74165	8-Bit Serial/Parallel-In, Serial-Out Shift Register	
74166	8-Bit Serial/Parallel-In, Serial-Out Shift Register	
74LS168A	Synchronous BCD Decade Up/Down Counter	
74S168A	Synchronous BCD Decade Up/Down Counter	
74LS169A	Synchronous 4-Bit Binary Up/Down Counter	
74S169A	Synchronous 4-Bit Binary Up/Down Counter	
74170	4 x 4 Register File (Open Collector)	
74LS170	4 x 4 Register File (Open Collector)	
74S172	16-Bit Multiple Port Register File (3-State)	
74173	Quad D-Type Flip-Flop with 3-State Outputs	
74LS173	Quad D-Type Flip-Flop with 3-State Outputs	
74174	Hex Flip-Flops	5-336
74LS174	Hex Flip-Flops	5-336
74S174	Hex Flip-Flops	5-336
74175	Quad Flip-Flop	5-34
74LS175	Quad Flip-Flop	5-341
74\$175	Quad Flip-Flop	5-341
74180	9-Bit Odd/Even Parity Generator/Checker	
74181	4-Bit Arithmetic Logic Unit	
74LS181	4-Bit Arithmetic Logic Unit	
74S181	4-Bit Arithmetic Logic Unit	5-350
745182	Lookahead Carry Generator	5-358
	Presettable BCD/Decade Up/Down Counter	5-362
74190		
74191	Presettable 4-Bit Binary Up/Down Counter	5-362
74LS191	Presettable 4-Bit Binary Up/Down Counter	5-362
74192	Presettable BCD Decade Up/Down Counter	5-37
74LS192	Presettable BCD Decade Up/Down Counter	5-371
74193	Presettable 4-Bit Binary Up/Down Counter	5-371
74LS193	Presettable 4-Bit Binary Up/Down Counter	5-371

74 SERIES		
74194	4-Bit Bidirectional Universal Shift Register	5-379
74LS194A	4-Bit Bidirectional Universal Shift Register	
74S194	4-Bit Bidirectional Universal Shift Register	
74195	4-Bit Parallel Access Shift Register	
74LS195A	4-Bit Parallel Access Shift Register	
74S195	4-Bit Parallel Access Shift Register	
74LS197	Presettable 4-Bit Binary Ripple Counter	
74199	8-Bit Parallel Access Shift Register	
74221	Dual Monostable Multivibrator	
74S225	16 x 5 Asynchronous First In/First Out Memory (3-State)	
74LS240	Octal Inverter Buffer (3-State)	
74S240	Octal Inverter Buffer (3-State)	
74LS241	Octal Buffer (3-State)	5-41
74S241	Octal Buffer (3-State)	5-411
74LS242	Quad Inverting Transceiver (3-State)	
74S242	Quad Inverting Transceiver	
74LS243	Quad Bus Transceiver (3-State)	5-415
74S243		
74LS244		
74S244	Octal Buffers (3-State)	
74LS245	Octal Bus Transceiver	
74LS251		
74\$251	8-Input Multiplexer (3-State)	
74LS253	Dual 4-Input Multiplexer (3-State)	
74\$253	Dual 4-Input Multiplexer (3-State)	
74LS256 74LS257A	Dual 4-Bit Addressable Latch	
74S257A	Quad 2-Line to 1-Line Data Selector/Multiplexer (3-State)	
74LS258A	Quad 2-Line to 1-Line Data Selector/Multiplexer (3-State)	
74S258	Quad 2-Line to 1-Line Data Selector/Multiplexer (3-State)	
74LS259		
74LS260	Dual 5-Input NOR Gate	
74\$260	Dual 5-Input NOR Gate	
74LS266	Quad 2-Input Exclusive-NOR Gate (Open Collector)	5-461
74LS273	Octal Flip-Flop	5-464
74S273	Octal Flip-Flop	5-464
74279	Quad Set-Reset Latch	5-468
74S280	9-Bit Odd/Even Parity Generator/Checker	5-47
74LS283	4-Bit Full Adder with Fast Carry	
74LS290	Decade Counter	5-479
74LS293	4-Bit Binary Ripple Counter	
74LS295B	4-Bit Shift Register with 3-State Outputs	
74298	Quad 2-Port Register	5-494
74LS298	Quad 2-Port Register	
74S350	4-Bit Shifter with 3-State Outputs	5-498
74LS352	Dual 4-Line to 1-Line Multiplexer	5-504
74LS353 74LS363	Dual 4-Input Multiplexer (3-State)	
	Octal Transparent Latch with 3-State Outputs	
74LS364 74365A	Octal D Flip-Flop with 3-State Outputs Hex Buffer/Driver (3-State)	
74LS365A	Hex Buffer/Driver (3-State)	
74366A		
74LS366A	Hex Inverter Buffer (3-State)	
74367A	Hex Buffer/Driver (3-State)	
74LS367A	Hex Buffer/Driver (3-State)	5-522
74368A	Hex Inverter Buffer (3-State)	5-522
74LS368A	Hex Inverter Buffer (3-State)	5-522
74LS373	Octal Transparent Latch with 3-State Outputs	5-527
74\$373	Octal Transparent Latch with 3-State Outputs	5-527
74LS374	Octal D Flip-Flop with 3-State Outputs	5-527
74S374	Octal D Flip-Flop with 3-State Outputs	5-527
74LS375	Quad Bistable Latch	5-533
74LS377	Octal D Flip-Flop with Clock Enable	5-537
74LS378	Hex D Flip-Flop with Clock Enable	5-541

74 SERIES		
74LS390	Dual Decade Ripple Counter	5-545
74LS393	Dual 4-Bit Binary Ripple Counter	5-550
74LS395A	4-Bit Cascadable Shift-Register with 3-State Outputs	5-554
74LS445	BCD-to-Decimal Decoder/Driver (Open Collector)	
74LS490	Dual BCD Decade Ripple Counter	
74S534	Octal D Flip-Flop with 3-State Outputs	
74LS540	Octal Buffer/Line Driver (3-State)	
74LS541	Octal Buffer/Line Driver	
74LS568A	BCD Decade Up/Down Synchronous Counter (3-State)	
74LS569A	4-Bit Binary Up/Down Synchronous Counter (3-State)	
74LS620	Inverting Octal Bus Transceiver (3-State)	
74LS621	· ·	
		5-593
74LS622	Inverting Octal Bus Transceiver (Open Collector)	
74LS623	Non-Inverting Octal Bus Transceiver (3-State)	
74LS640	Inverting Octal Bus Transceiver (3-State)	
74LS640-1	Inverting Octal Bus Transceiver (3-State)	
74LS641	Octal Bus Transceiver (Open Collector)	
74LS641-1	Octal Bus Transceiver (Open Collector)	
74LS642	• • • • • • • • • • • • • • • • • • • •	5-602
74LS642-1	Octal Bus Transceiver (Open Collector)	
74LS645	Octal Bus Transceiver (3-State)	
74LS645-1	Octal Bus Transceiver (3-State)	5-605
74LS670	4 x 4 Register File (3-State)	5-610
8T SERIES		
8T09	3-State Quad Bus Driver	6-3
8T10	3-State Quad D-Type Bus Flip-Flop	
8T13	Dual Line Driver	
8T15	Dual Communications EIA/MIL Line Driver	
8T16	Dual Communications EIA/MIL Line Receiver with Hysteresis	
8T20	Bidirectional One-Shot	
8T22	Retriggerable One Shot	
8T24		
	Triple Line Receiver with Hysteresis	
8T26A, 28	3-State Quad Bus Transceiver	
8T37	Hex Bus Receiver with Hysteresis-Schmitt Trigger	
8T38	Quad Bus Transceiver (Open Collector)	
8T96, 98	High Speed Hex 3-State Buffers	
8T95, 97	High Speed Hex 3-State Inverters	
8T125	Octal 3-Speed Transceiver	
8T126, 127	Quad, 3-State Transceiver	
8T128, 129	Quad, 3-State Transceiver	
8T380	Quad Bus Receiver with Hysteresis-Schmitt Trigger	
8T3404	High Speed 6-Bit Latch	
8TS805	Octal Transparent Latch with 3-State Outputs	
8TS806	Octal D Flip-Flop with 3-State Outputs	6-72
8TS807	Octal Transparent Latch with 3-State Outputs	6-78
8TS808	Octal D Flip-Flop with 3-State Outputs	6-78
LSI PRODUCTS		
74LS764	DRAM Dual-Ported Controller	7-3
74LS765	DRAM Dual-Ported Controller	
74LS1801	Bit Stream Manager, Encoder/Decoder	
74LS1802	Bit Stream Manager, Serializer/Deserializer	
74LS1811	Bit Stream Manager, Encoder/Decoder	
74LS1812	Bit Stream Manager, Serializer/Deserializer	
2960	Error Detection/Correction Unit	
2964B	Dynamic Memory Controller	
3001	Microprogram Control Unit	
3002	Central Processing Element	
8X01A/9401	CRC Generator/Checker	
8X02A	Control Store Sequencer	
8X41 8X60	Auto-Directional Bus Transceiver	
	FIFO RAM Controller (FRC)	
9403	64-Bit FIFO Buffer Memory	/-100

Technology Selection Guide

Logic Products

TECHNOLOGY SELECTION GUIDE

DEVICE NUMBER	DESCRIPTION	STD	s	LS	FAST	нс	нст
74			T				
00	Quad 2-Input NAND Gate	Α.	A	Α	Α	Α	A
01	Quad 2-Input NAND Gate, OC			Α			
02	Quad 2-Input NOR Gate	A	Α	Α	Α	Q1 84	Q1 84
03	Quad 2-Input NAND Gate	A	A				
04	Hex Inverter	A	Α	Α	Α	Q2 84	Q2 84
05	Hex Inverter, OC	А	Α	Α			
06	Hex Inverter Buffer/Drivers, OC	- A					
07	Hex Buffer/Driver, OC	A	1				
08	Quad 2-Input	A	A	Α	Α	Q2 84	Q2 84
09	Quad 2-Input AND Gate, OC			Α			
10	Triple 3-Input NAND Gate	A	Α	Α	Α	Q2 84	Q2 84
11	Triple 3-Input AND Gate	A	A	Α	Α	Q2 84	Q2 84
13	Dual 4-Input NAND Schmitt Trigger	Α	1	A	Α		
14	Hex Schmitt Trigger	Α		Α	A	Q2 84	Q2 84
16	Hex Inverter Buffer/Driver, OC	A					
17	Hex Buffer/Driver, OC	A					
20	Dual 4-Input NAND Gage	A	A	Α	٨	Q2 84	Q2 84
21	Dual 4-Input AND Gate	A	A				
25	Dual 4-Input NOR with Strobe	A					
26	Quad 2-Input NAND Gate, OC	Α Α		Α			
27	Triple-3-Input NOR Gate	A		Α	Α	Q1 84	Q1 84
28	Quad 2-Input NOR Buffer	A					
30	8-Input NAND Gate	A		Α	Α		
32	Quad 2-Input OR Gate	A	Α	Α	A	Q2 84	Q2 84
33	Quad 2-input NOR Buffer	A		Α			
37	Quad 2-Input NAND Buffer	A	Α	Α	A		
38	Quad 2-Input NAND Buffer, OC	A	Α	Α	A		
39	Quad 2-Input NAND Buffer, OC	Α					
40	Dual 4-Input NAND Buffer	A	A	Α	A		
42	BCD-to-Decimal Decoder	A		Α		Q2 84	Q2 84
45	BCD-to-Decimal Decoder/Driver, OC	A					
50	Expandable Dual 2-Wide 2-Input AOI Gate	Α .					
51	Dual 2-Wide 2-Input AOI Gate	A	Α	Α	A		
54	4-Wide 2-Input AOI Gate			Α			
64	4-2-3-2 Input AOI Gate		Α		Α		
73	Dual J-K Master-Slave Flip-Flop	A		Α		Q1 84	Q1 84
74	Dual D-Type Positive Edge-Triggered Flip-Flop	A	A	Α*	Α	_ A	Α
75	Quad Bistable Latch	A		-,Α		Q1 84	Q1 84
76	Dual J-K Master-Slave Flip-Flop	A		Α			
83	4-Bit Binary Full Adder, Ripple Carry	A		A*	1H 86		
85	4-Bit Magnitude Comparator	A	Α	Α	A	Q2 84	Q2 84
86	Quad 2-Input Exclusive-OR Gate	A	Α	Α	A	Α	Α
90	Decade Ripple Counter	A		Α			
91	8-Bit Shift Register	A					
92	Divide-by-12 Counter	l A	1	Α	l		

^{*}A Version. **B Version

M FAST and HC/HCT data sheets are contained in separate publications. Please contact nearest Sales Office for more information.

TECHNOLOGY SELECTION GUIDE (Continued)

DEVICE NUMBER	DESCRIPTION	STD	s	LS	FAST	нс	HCT
93	4-Bit Binary Ripple Counter	Α		Α			
94	4-Bit PISO Shift Register	Α			0.00	1000	
95	4-Bit Shift Register	A		A**			
96	5-Bit Shift Register	A		A.			
107	Dual J-K Master-Slave Flip-Flop	A		Α		Q1 84	Q1 84
109	Dual J-K Positive Edge-Triggered Flip-Flop	Α		A*	Α	Q1 84	Q1 84
112	Dual J-K Negative Edge-Triggered Flip-Flop		Α	Α	1H 86	Q2 84	Q2 84
113	Dual J-K Negative Edge-Triggered Flip-Flop		Α	Α	1H 86		
114 116	Dual J-K Negative Edge-Triggered Flip-Flop Dual 4-Bit Latch with Clear	A			2H 84		
121	Monostable Multivibrator	A	1				
123	Retriggerable Monostable Multivibrator	A				Α	Α
125	Quad 3-State Buffer	A	l	A	Α		
126	Quad 3-State Buffer) A		A	Α		
128	Quad 2-Input NOR Buffer	Α Α	<u> </u>				
132	Quad Schmitt Trigger	A		A	Α	A	Α
133	13-Input NAND Gate		Α				
134	12-Input NAND Gate, 3-State		Α				
135	Quad Exclusive-OR/NOR Gate		Α	1			
136	Quad Exclusive-OR, OC		<u> </u>	A			
138	3-to-8 Decoder/Demultiplexer		A	A	Α	Q1 84	Q1 84
139	Dual 2-to-4 Decoder/Demultiplexer		Α	Α	Α	A	Α
140	Dual 4-Input NAND Line Driver		A				
145	BCD-to-Decimal Decoder/Driver, OC	A					
147	10-to-4 Priority Encoder	A				Q1 84	Q1 84
148	8-to-3 Priority Encoder	A			Α		
150	16-to-6 Multiplexer	A					
151	8-to-1 Multiplexer	Α	Α	Α	Α	Q1 84	Q1 84
153	Dual 4-to-1 Multiplexer	A	A	Α	Α	A	A
154	4-to-16 Decoder/Demultiplexer	A		Α		Α	Α
155	Dual 2-to-4 Decoder/Demultiplexer	Α		Α			
156	Dual 2-to-4 Decoder/Demultiplexer, OC	Α		Α			
157	Quad 2-to-1 Multiplexer	A	A	A	Α	Α	A
158	Quad 2-to-1 Multiplexer	Α	Α	A	A	Α	A
160	Synchronous 4-Bit Decade Counter	A	<u> </u>	A*	1H 86	Q2 84	Q2 84
161	Synchronous 4-Bit Binary Counter	A		A*	A*	Q2 84	Q2 84
162	Synchronous 4-Bit Decade Counter			'A*	1H 86	Q2 84	Q2 84
163	Synchronous 4-Bit Binary Counter	A	1	A*	A*	Q2 84	Q2 84
164	8-Bit SIPO Shift Register	Α		Α	1H 86	A	A
165	8-Bit PISO Shift Register	Α		`		A	Α
166	8-Bit PISO Shift Register	A			Α	Q1 84	Q1 84
168	Decade Up/Down Counter		Α	A*	1H 86		
169	Binary Up/Down Counter		Α	A*	1H 86		
170	4 x 4 Register File, OC	Α	1	A			
172	16-Bit Multiple Port Register File		A				
173	Quad D-Type Flip-Flop, 3-State	A		Α		Q2 84	Q2 84
174	Hex D-Type Flip-Flop with Clear	A	Α	Α	Α	Q2 84	Q2 84
175	Quad D-Type Flip-Flop	A	A	A	Α	Q1 84	Q1 84
180	8-Bit Odd/Even Parity Checker	A	1	1			
180	o bit oddi Evoli i dilily oliobiloi						

^{*}A Version. **B Version

Market and HC/HCT data sheets are contained in separate publications. Please contact nearest Sales Office for more information.

TECHNOLOGY SELECTION GUIDE (Continued)

DEVICE NUMBER	DESCRIPTION	STD	s	LS	FAST	нс	ИСТ
182	Look-Ahead Generator		Α		Α		
189	64-Bit Random Access Memory, 3-State				1H 86		
190	Decade Up/Down Counter	Α			1H 86	Q2 84	Q2 84
191	Binary Up/Down Counter	A		A	1H 86	Q2 84	Q2 84
192	Decade Up/Down Counter	A		A	1H 86	Q1 84	Q1 84
193	4-Bit Binary Up/Down Counter	Α		Α	1H 86	Q2 84	Q2 84
194	4-Bit Bidirectional Shift Register	Α	Α	Α	Α	A	Α
195	4-Bit Parallel-Access Shift Register	Α	Α	A	Α	Α	Α
197	Presettable Binary Counter	İ		A			
198	6-Bit Bidirectional Universal Shift Register				1H 86		
199	8-Bit Universal Shift Register	A			1H 86		
221	Dual Monostable Multivibrator	A				P	P
225	FIFO		A				
238	1-of-8 Decoder/Demultiplexer, True/Inverting					Q1 84	Q1 84
240	Octal 3-State Buffer		Α	Α	Α	A	Α
241	Octal 3-State Buffer		A	Α	Α	Α	Α
242	Quad Bus Transceiver	ł	A	A	Α	Q1 84	Q1 84
243	Quad Bus Transceiver	1	A	A	Α	Q1 84	Q1 84
244	Octal 3-State Buffer		A	A	Α	A	Α
245	Octal Bus Transceiver			A	Α	Α	A
251	8-to-1 Multiplexer, 3-State		Α	Α	1H 86	A	А
253	Dual 4-to-1 Multiplexer, 3-State	ł	A	A	Α	A	Α
256	Dual 4-Bit Addressable Latch	}		A	Α		
257	Quad 2-to-1 Multiplexer, 3-State	l	Α	A*	Α	A	A
258	Quad 2-to-1 Multiplexer, 3-State			A*	Α		
259	8-Bit Addressable Latch			Α	Α	Q2 84	Q2 84
260	Dual 5-Input NOR Gate	1	Α	A	Α		
266	Quad Exclusive-OR, OC	1		Α			
269	8-Bit Up/Down Counter				Α		
273	Octal D Flip-Flop		Α	Α	Α	Q1 84	Q1 84
279	Quad S-R Latch	Α					
280	9-Bit Odd/Even Parity Generator/Checker	į.	Α	1	A*	A	A
283	4-Bit Adder			Α	Α		
290	Decade Counter	}		Α			
293	4-Bit Binary Counter			Α			
295	4-Bit Shift Register, 3-State			A**			
297	Digital Phase-Locked Loop Filter					Q1 84	Q1 84
298	Quad 2-Port Register	A		Α	Α		
299	Octal Shift/Storage Register, 3-State				1H 86	Q1 84	Q1 84
322	Octal Shift/Storage Register				1H 86		
323	Octal Shift/Storage Register				1H 86		
350	4-Bit Four-Way Shifter		Α		A		
352	Dual 4-to-1 Multiplexer, Inverting			A	A		
353 354	Dual 4-to-1 Multiplexer, Inverting, 3-State			Α	Α	Q2 84	Q2 84
	8-Input Multiplexer/Register, 3-State					ļ	
356	8-Input Multiplexer/Register, 3-State					Q2 84	Q2 84
363 364	Octal Latch, 3-State, MOS Compatible Outputs Octal D Flip-Flip, 3-State, MOS Compatible Outputs			A			
364 365	1		1	A.	٨	Q3 84	Q3 84
365 366	Hex Buffer with Common Enable, 3-State Hex Inverter with Common Enable, 3-State	A	1	A*	A	Q1 84	Q1 84
300	TIEN INVESTED WITH COMMING EMADIE, 3-State	A	l	Ι Λ	n	W: 04	Ur. 04

^{*}A Version. **B Version

IIII FAST and HC/HCT data sheets are contained in separate publications. Please contact nearest Sales Office for more information.

TECHNOLOGY SELECTION GUIDE (Continued)

DEVICE NUMBER	DESCRIPTION	STD	s	LS	FAST	нс	нст
367 368 373 374 375	Hex Buffer, 4-Bit and 2-Bit, 3-State Hex Inverter, 4-Bit and 2-Bit, 3-State Octal Latch, 3-State Octal D Flip-Flop, 3-State Quad Latch	A	A	A* A* A A	A A A	Q1 84 Q1 84 Q1 84 Q1 84	Q1 84 Q1 84 Q1 84 Q1 84
377 378 379 381 382	Octal D-Type Flip-Flop with Enable Hex D Flip-Flop with Enable Quad D Flip-Flop with Enable 4-Bit Arithmetic Logic Unit 4-Bit Arithmetic Logic Unit			A	A A A A	A	٨
364 385 390 393 395	8-Bit Serial/Parallel Two's Complement Multiplier Quad Serial Adder/Subtractor Dual Decade Ripple Counter Dual Binary Ripple Counter 4-Bit Cascadable Shift Register, 3-State			A A A	1H 86 1H 86	P Q1 84	P Q1 84
398 399 412 423 432	4-Bit Flip-Flop, True/Complement 4-Bit Flip-Flop, True/Complement Octal Multi-Mode Buffered Latch, 3-State Dual Retriggerable Monostable Multivibrator Octal Multi-Mode Buffered Latch				A A 1H 86 1H 86	Р	P
445 455 456 490 521	BCD-to-Decimal Decoder with 7V Output Octal Buffer with Parity Generator Checker Octal Buffer with Parity Generator Checker Dual Decade Ripple Counter 8-Bit Comparator			A	A		
524 533 534 537 538	8-Bit Register Comparator Inverting Octal D Latch, 3-State Octal D Flip-Flop, 3-State 1-of-10 Decoder, 3-State 1-of-8 Decoder, 3-State				1H 86 A A 1H 86 1H 86	Q1 84 A	Q1 84 A
539 540 541 543 544	Dual 1-of-4 Decoder, 3-State Octal Driver Octal Driver Octal Driver Octal Transparent Bidirectional Latch Octal Transparent Bidirectional Latch			A A	1H 86 A A 1H 86 1H 86	Q1 84 Q1 84	Q1 84 Q1 84
545 547 548 563 564	Octal Bus Transceiver Octal Decoder/DeMUX with Address Latches and Acknowledge Octal Decoder/DeMUX with Acknowledge Octal Transparent Inverting Latch, 3-State Octal D Type Inverting Flip-Flop, 3-State				A 1H 86 1H 86 1H 86 1H 86	A Q1 84	A Q1 84
568 569 573 574 579	BCD Decade Up/Down Synchronous Counter 4-Bit Binary Up/Down Synchronous Counter Octal Transparent Latch, 3-State Octal D Type Flip-Flop, Positive Edge-Triggered, 3-State 8-Bit Up/Down Counter, Common I/O			A* A*	1H 86 1H 86 1H 86 1H 86 A	A Q2 84	A Q2 84
588 595 596 597 598	GPIB Compatible Octal Transceiver 8-Bit Shift Register with Output Latch 6-Bit Shift Register with Output Latch 8-Bit Shift Register with Input Latch 8-Bit Shift Register with Input Latch				A 1H 86 1H 86 1H 86		

^{*}A Version. **B Version

FAST and HC/HCT data sheets are contained in separate publications. Please contact nearest Sales Office for more information.

TECHNOLOGY SELECTION GUIDE (Continued)

DEVICE NUMBER	DESCRIPTION	STD	s	LS	FAST	нс	нет
604	Dual 8-Bit Latch				A		
605 620	Dual 8-Bit Latch				A		
620 621	Octal Transceiver, 3-State Octal Transceiver, OC			A	A		
622	Octal Transceiver, OC Octal Transceiver, OC			Â	A		
623	Octal Transceiver, OC		t	A	Α		
630	Memory Error Detector/Corrector, 3-State				1H 86		
631	Memory Error Detector/Corrector				1H 86		
640	Octal Bus Transceiver, 3-State			Α	Α	Α	Α
640-1	Octal Bus Transceiver, 3-State, 48mA Sink Capability			Α			
641	Octal Bus Transceiver, OC			Α	Α		
641-1	Octal Bus Transceiver, OC, 48mA Sink Capability		1	Α			
642	Octal Bus Transceiver, OC			Α	Α		
642-1	Octal Bus Transceiver, OC, 48mA Sink Capability			Α		A	
643	Octal True/Inverting Transceiver, 3-State					^	Α
645	Octal Bus Transceiver, 3-State		1	A			
645-1 646	Octal Bus Transceiver, 3-State, 48mA Sink Capability Octal Bus Transceiver with Registers			Α	1H 86	P	Р
647	Octal Bus Transceiver with Registers				1H 86	Г	
648	Octal Bus Transceiver with Registers				1H 86	Р	P
649	Octal Bus Transceiver with Registers			-	1H 86		
651	Octal Bus Transceiver and Register, Inverting, 3-State				2H 86		
652	Octal Bus Transceiver and Register, Non-Inverting, 3-State				2H 86		
653	Octal Bus Transceiver and Register, Inverting, OC				2H 86		
654	Octal Bus Transceiver and Register, Non-Inverting, OC				2H 86		
655	Octal Buffer with Parity Generator-Checker				Α*		
656	Octal Buffer with Parity Generator-Checker				Α*		
657	Octal Bus Transceiver with Parity Generator-Checker				Α		
670	4 x 4 Register File, 3-State			A	411.00	Q2 84	Q2 84
673	16-Bit SIPO Shift Register		 	ļ	1H 86		
674	16-Bit SIPO Shift Register				1H 86		
675 676	16-Bit SIPO Shift Register with Serial Output Capability				1H 86 1H 86		
688	16-Bit SIPO Shift Register with Parallel Output Capability 8-Bit Magnitude Comparator				100	Α	A
764	Dual Port RAM Controller with DRAM Refresh				1H 86		"
765	Dual Port RAM Controller without Latch		1	1	1H 86		
779	8-Bit Counter				Α		
784	8-Bit Serial Multiplier and Adder/Subtractor				1H 86		
821	10-Bit Register, Non-Inverting				1H 86		
822	10-Bit Register, Inverting			<u> </u>	1H 86		
823	9-Bit Register, Non-Inverting				1H 86		
824	9-Bit Regişter, Inverting				1H 86		
825	8-Bit Register, Non-Inverting				1H 86		
826 827	8-Bit Register, Inverting 10-Bit Buffer, Non-Inverting				1H 86 1H 86		
	-	-	-				
828 841	10-Bit Buffer, Inverting				1H 86		
842	10-Bit Latch, Non-Inverting 10-Bit Latch, Inverting				1H 86		
843	9-Bit Latch, Non-Inverting				1H 86		
844	9-Bit Latch, Inverting		1	1	1H 86	ı	l

^{*}A Version. **B Version

FAST and HC/HCT data sheets are contained in separate publications. Please contact nearest Sales Office for more information.

TECHNOLOGY SELECTION GUIDE (Continued)

DEVICE NUMBER	DESCRIPTION	STD	s	LS	FAST	нс	нст
845 846 861 862 881	8-Bit Latch, Non-Inverting 8-Bit Latch, Inverting 10-Bit Transceiver, Non-Inverting 10-Bit Transceiver, Inverting Arithmetic Logic Unit/Function Generator				1H 86 1H 86 1H 86 1H 86 1H 86		
682 1240 1241 1242 1243	32-Bit Look-Ahead Carry Generator Octal Buffer, 3-State, Light Load 'F240 Octal Buffer, 3-State, Light Load 'F241 Quad Transceiver, Inverting, 3-State, Light Load 'F242 Quad Transceiver, 3-State, Light Load 'F243				1H 86 A A A A		
1244 1245 3037 3038 3040	Octal Buffer, 3-State, Light Load 'F244 Octal Bus Transceiver, 3-State, Light Load 'F245 Quad 2-Input 30Ω Transmission Line Driver, NINV Quad 2-Input 30Ω Transmission Line Driver, Non-Inverting, OC Dual 4-Input 30Ω Transmission Line Driver, Non-Inverting				A 1H 86 A A A		
30240 30244 30245 30640	Octal 30Ω Transmission Line Driver, Inverting, OC Octal 30Ω Transmission Line Driver, Non-Inverting, OC Octal Transceiver, 30Ω Transmission Line Driver, Non-Inverting, OC Octal Transceiver, 30Ω Transmission Line Driver, Inverting, OC				1H 86 1H 86 1H 86 1H 86		

^{*}A Version. **B Version

FAST and HC/HCT data sheets are contained in separate publications. Please contact nearest Sales Office for more information.



Logic Products

The Function Cross Reference Guide is provided for customer reference only. It does not represent all the devices available from Signetics' Logic Division.

The device number given is a base number. Check the Number Cross Reference Guide for the complete part number and availability.

GATES

FUNCTION	DEVICE NO.
Inverters	
Octal Inverter/Driver	30240
Octal Driver, Non-Inverting	30244
Octal Transceiver, Non-Inverting	30245
Octal Transceiver, Inverting	30640
Hex Inverter	04
Hex Inverter, OC	05
Hex Inverter buffer/Driver, OC (30V)	06
Hex Inverter Schmitt Trigger	14
Hex Inverter Buffer/Driver, OC (15V)	16
Hex Inverter (15V to TTL Levels)	4049
Hex Inverter Unbuffered Outputs	4069UB
Hex Inverter Schmitt Trigger	40106
Dual Complementary Pair and Inverter, Unbuffered	4007UB
NAND	
Quad 2-Input	00
Quad 2-Input, OC	01
Quad 2-Input, OC	03
Quad 2-Input, OC	26
Quad 2-Input NAND Buffer	37
Quad 2-Input NAND Buffer, OC	38
Quad 2-Input NAND Driver, OC	3037
Quad 2-Input NAND Driver, OC	3038
Triple 3-Input	10
Dual 4-Input, Schmitt Trigger	13
Dual 4-Input	20
Dual 4-Input NAND Buffer	40
Dual 4-Input NAND Driver	140
Dual 4-Input NAND Driver	3040
8-Input	30
Quad 2-Input, Schmitt Trigger	132
Quad 2-Input	4011
Quad 2-Input, Unbuffered Outputs	4011UB
Dual 4-Input	4012
Triple 3-Input	4013
8-Input	4068
12-Input	134
13-Input	133
AND	
Quad 2-Input	08
Quad 2-Input	4081
Quad 2-Input, OC	09
Triple 3-Input	11

FUNCTION	DEVICE NO.
AND (Continued)	
Dual 4-Input	21
Dual 4-Input	4082
NOR	
Quad 2-Input	02
Quad 2-Input	28
Quad 2-Input	128
Quad 2-input	4001
Quad 2-input, Unbuffered Output	4001UB
Quad 2-Input, OC	33
Triple 3-Input Triple 3-Input	27 4025
Dual 3-input, with Inverter	4000
Dual 4-input	4002
Dual 4-Input, with Strobe	25
Dual 5-Input	260
8-Input	4078
OR	
Quad 2-Input	32
Quad 2-Input	4071
Triple 3-Input	4075
Dual 4-Input	4072
Exclusive-OR	
Quad	86
Quad	4030
Quad, OC	136
Quad Exclusive OR-NOR	4070
Quad Exclusive OR-NOR	135
Exclusive-NOR	
Quad	4077
Quad, OC Quad Exclusive OR-NOR	266 135
	135
Combination gates	
Expandable Dual 2-Wide 2-Input AND-OR-Invert	50
Dual 2-Wide 2-Input AND-OR-Invert 2-Wide 2-Input AND-OR-Invert	51 54
4-2-3-2 Input AND-OR-Invert	64
Dual 3-Input NOR Gate with Inverter	4000
Dual Complementary Pair and Inverter, Unbuffered	4007UB
Dual 2-Wide 2-Input AND-OR-Invert	4085
4-Wide 2-Input AND-OR-Invert	4086

DUAL FLIP-FLOPS

FUNCTION	DEVICE NUMBER	CLOCK EDGE	SET	CLEAR
D D JK	74 4013 73	, , ,	LOW HIGH	LOW HIGH LOW
JK JK JK	76 107 109	1 1	LOW	LOW LOW LOW
JK JK	112 113	l l	LOW LOW	LOW
JK JK	114 4027	The state of the s	LOW HIGH	LOW HIGH

MULTIPLE FLIP-FLOPS

FUNCTION	DEVICE NUMBER	RESET (LEVEL)	CLOCK EDGE	OUTPUT
Quad D	173	HIGH	Г	True
Quad D	175	LOW		True, Comp
Quad D Quad D with Enable	40175	LOW	<u> </u>	True
COMO D WIRT CHRONS	379		<u> </u>	True, Comp
Quad D, 3-State	4079	HIGH	J	True
Quad D, 3-State	8T10	HIGH .	1	True
Hex D	174	LOW		True
Hex D with Enable	378			True
Octal D	273	LOW	5	True
Octal D, 3-State	374			True
Octal D with Enable	377			True
Octal D, 3-State	534			Comp
Octal D, 3-State	564		J	Comp
Octal D, 3-State	574		Г	True
Octal D, 3-State	40374		J	True
Octal D, 3-State	8TS806		_	True
Octal D, 3-State	8TS808			Comp
Octal D, 3-State, MOS Compatible Outputs	364			True

OTHER REGISTERS, REGISTER FILES

FUNCTION	DEVICE NUMBER	BITS	SERIAL ENTRY	PARALLEL ENTRY*	CLOCK
Quad 2 Port	298	4 x 2		2D (mux)	L.
Quad 2 Port	398	4×2		2D (mux)	7
Quad 2 Port	399	4×2		2D (mux)	7
10-Bit, Non-Inverting	821	10		20	
10-Bit, Inverting	822	10		2D	
9-Bit, Non-Inverting	823	9		2D	4444
9-Bit, Inverting	824	9		2D	5
8-Bit, Non-Inverting	825	8		2D	7
8-Bit, Inverting	826	8		2D	7
Register File, OC	170	4 x 4		4A	l
Multiple Port Register File, 3-State	172	16		3D (mux)	l
4 x 4 Register File, 3-State	670	4 x 4		4A	Z.
16 x 5 FIFO, 3-State	225	5		5S	
4×16 FIFO	40105	4	0	48	

^{*}D = D type input, A = Asynchronous data input, S = Synchronous data input

material Function not contained in this manual. Please check Technology Selection Guide for appropriate technology — FAST or CMOS.

SHIFT REGISTERS

FUNCTION	DEVICE NUMBER	вітѕ	SERIAL ENTRY	PARALLEL ENTRY	CLOCK
Serial In/Serial Out Shift Register	91	8	D _A and D _B		
Serial In/Serial Out Shift Right	4006	(2 x 4)(2 x 5)	ר D		T_
Serial In/Serial Out Shift Right	4031	64	D _A + D _B		J
Dual Serial In/Serial Out Shift Right, 3-State	4517	(4 x 16)	D		Г
Quad Serial In/Serial Out Shift Right	4731	64	D		l
Serial In/Serial Out Variable Length Shift Right	4557	1 to 64	D _A + D _B		.∫and \
Serial In/Serial Out Shift Right, 3-State	4094	8	D		1 {
Parallel In/Serial Out	674	16	D	165	1
Serial In/Serial/Parallel Out	675	16	D		1 1
Serial/Parallel In/Serial Out	676	16	D	165	
Parallel/Serial In/Serial Out Shift Right	94	4	D	2 x 4A (mux)	
Parallel/Serial In/Serial Out Shift Right	165	8	D	8A	
Parallel/Serial In/Serial Out Shift Right	166	8	D	8S	
Parallel/Serial In/Serial Out Shift Right	195	4	J, K	4S	
Parallel/Serial In/Serial Out Shift Right	199	8	J, K	8S	
Parallel/Serial In/Serial Out Shift Right	597	8	D	8S	Г
Parallel/Serial In/Serial Out Shift Right	4014	- 8	D	8S	J
Parallel/Serial In/Serial Out Shift Right	4021	8	D	8A	J
Parallel/Serial In/Serial Out Shift Right	8274	10	D	10S	1 7
Parallel/Serial In/Serial Out Shift Right, 3-State	598	8	S0, S1	8S	
Serial In/Parallel Out Shift Right	164	8	D ₀ and D ₁		
Serial In/Parallel Out Shift Right, with Reset	8273	10	D		_ or _
Dual Serial In/Parallel Out Shift Right	4015	4	D		」
Serial In/Parallel Out, 3-State	595	8	D		Г
Serial In/Parallel Out, OC	596	8	a		
Serial In/Parallel Out	673	16	a		T.
Parallel In/Serial In/Parallel Out Shift Right	95	4	D	5A	l L
Parallel In/Serial In/Parallel Out Shift Right	96	5	D	5 A	<u> </u>
Parallel In/Serial In/Parallel Out Shift Right	40195	4	J, K	48	
Parallel In/Serial In/Parallel Out Shift Right	8271	4	D	4S	1 2
Parallel In/Serial In/Parallel Out Shift Right	82\$71	4	D	4S	l
Parallel In/Serial In/Parallel Out Shift Right	4035	4	J, K	48	1 7
Parallel In/Serial In/Parallel Out Shift Right, 3-State	295	4	D	4S	
Parallel In/Serial In/Parallel Out Shift Right, 3-State	395	4	D	4S	<u> </u>
Parallel In/Serial In/Parallel Out Shift Right, 3-State	322	8	$D_0 + D_1$	8S (I/O)	7
Parallel In/Serial In/Parallel Out Bidirectional	194	4	Dr, D _L	4S	
Parallel In/Serial In/Parallel Out Bidirectional	198	8	Dr, D _L	88	I I
Parallel In/Serial In/Parallel Out Bidirectional	40194	4	Dr, D _L	48	I
Parallel In/Serial In/Parallel Out Bidirectional, 3-State	299	8	Dr, D _L	88	I
Parallel In/Serial In/Parallel Out Bidirectional, 3-State	323	8	Dr, D _L	8S (I/O)	J
Parallel In/Serial In/Parallel Out Bidirectional, 3-State	40194	4	Dr. DL	48	
4-Bit Shifter, 3-State	350	4		4A	

S = Synchronous, A = Asynchronous

m Function not contained in this manual. Please check Technology Selection Guide for appropriate technology — FAST or CMOS.

LATCHES

FUNCTION	DEVICE NUMBER	COMMON CLEAR (LEVEL)	ENABLE INPUT (LEVEL)	ОИТРИТ
Quad D	75		2 (H)	True, Comp
Quad D	375		2 (H)	True, Comp
Quad D	4042		2 (H)	True
Quad SR	279			True
Quad SR, 3-State	4043			True
Quad SR, 3-State	4044			True
Dual 4-Bit Transparent	116	LOW	2 (L)	True
Dual 4-Bit Addressable	256	LOW	1 (L)	True
Dual 4-Bit, Strobed	4508	HIGH	1 (L)	True
Dual 8-Bit	604			True
Dual 8-Bit	605			True
6-Bit (2-Bit and 4-Bit)	8T3404		1 (L)	Comp
8-Bit Addressable	259	LOW	1 (H)	True
8-Bit Addressable	4724	HIGH	1 (L)	True
8-Bit Addressable	9334	LOW	1 (L)	True
8-Bit, Non-Inverting	845	LOW	1 (H)	True
6-Bit, Inverting	846	LOW	1 (H)	Comp
9-Bit, Non-Inverting	843	LOW	1 (H)	True
9-Bit, Inverting	844	LOW	1 (H)	Comp
10-Bit, Non-Inverting	841		1 (H)	True
10-Bit, Inverting	843		1 (H)	Comp
Octal, 3-State	373		1 (H)	True
Octal Inverting, 3-State	533		1 (H)	Comp
Octal Transparent, Bidirectional	543		4 (L)	True
Octal Transparent, Bidirectional	544		4 (L)	Comp
Octal Transparent, Inverting, 3-State	563		1 (H)	Comp
Octal Transparent, 3-State	573		1 (H)	True
Octal Transparent, 3-State	40373		1 (H)	True
Octal, 3-State with MOS Compatible Outputs	363		1 (H)	True
Multimode Buffered	432	LOW		Comp

MULTIPLEXERS

FUNCTION	DEVICE NUMBER	ENABLE INPUT (LEVEL)	SELECT INPUTS	OUTPUT
Quad 2-Input	157	1 (L)	1	True
Quad 2-Input	158	1 (L)	1	True
Quad 2-Input	298	Clocked L	1 ,	True, Latched
Quad 2-Input	398	1 (H)	1	True, Comp Registered
Quad 2-Input	399	1 (H)	1	True, Registered
Quad 2-input	4019		2	True
Quad 2-Input	4519		2	True
Quad 2-Input	8266		2	True
Quad 2-Input	9322	1 (L)	1	True
Quad 2-Input, 3-State	257		1	True
Quad 2-Input, 3-State	258		1	Comp
Quad 2-Input, OC	8234		2	Comp
Dual 4-Input	153	2 (L)	2	True, Comp
Dual 4-Input	352	2	2	Comp
Dual 4-Input	9309		2	True, Comp
Dual 4-Input	4539	2 (L)	2	True
Dual 4-Input, 3-State	253		2	True
Dual 4-Input, 3-State	353	2	2	Comp
8-Input	9312	1 (L)	3	True, Comp
8-Input	151	1 (L)	3	True, Comp
8-Input, 3-State	251		1	True, Comp
8-Input, 3-State	356	1 (L)	3	True, Latched
6-Input, 3-State	354	2 (L)	3	True, Latched
6-Input, 3-State	4512	1 (L)	3	True
16-Input	150	1 (L)	4	Comp

ANALOG MULTIPLEXERS/DEMULTIPLEXERS AND SWITCHES

FUNCTION	DEVICE NUMBER
Triple 2-Channel Mux/Demux Dual 4-Channel Mux/Demux 8-Channel Mux/Demux 16-Channel Mux/Demux Quad Bilateral Switches	4053 4052 4051 4066 4016

FUNCTION	DEVICE NUMBER
Quad Bilateral Switches Quad Bilateral Switches 8-Channel Analog Mux/Demux with Latch Dual 4-Channel Analog Mux/Demux with Latch	4067 4316 4351 4352
Triple 2-Channel Analog Mux/Demux with Latch	4953

iiii Function not contained in this manual. Please check Technology Selection Guide for appropriate technology — FAST or CMOS.

COUNTERS

FUNCTION	DEVICE NUMBER	MODULUS	PARALLEL ENTRY	PRESETTABLE	CLOCK EDGI
Asynchronous	90	2 x 5			l
Asynchronous	290	2 x 5			l
Asynchronous	92	2 x 6			ll
Asynchronous	93	2 x 8			1 L
Asynchronous	293	2 x 8			l
Asynchronous	176	2 x 5	Α	X	l
Asynchronous	177	2 x 8	Α	X	l
Asynchronous	197	2 x 8	Α	X	1 1
Asynchronous	290	2 x 5			
Asynchronous	293	2 x 8			7.
Asynchronous	390	2 x 5			L
Asynchronous	393	2 x 8			l
Asynchronous	490	2 x 5			1
Asynchronous	4020	12			ll
Asynchronous	4024	7			l
Asynchronous	4040	14			ı.
Asynchronous with Oscillator	4060	14			
Synchronous	160	10	S	X	
Synchronous	161	16	S	X	
Synchronous	162	10	S	X	. 7
Synchronous	163	16	S	Х	7
Synchronous	4256	16	A		
Synchronous	40161	16	S	X	Г
Synchronous	40163	16	S	X	J
Synchronous (Dual)	4518	10			∫orl
Synchronous (Dual)	4520	16			_∫or L
Up/Down	168	10	S	X	
Up/Down	169	16	S	X	ī
Up/Down	190	10	Α	X	ī
Up/Down	191	16	Α	X	Ţ
Up/Down	192	10	Α	×	J
Up/Down	193	16	Α	X	
Up/Down	269	8	S	Х	
Up/Down	4029	10, 16	A	Х	7 7
Up/Down)	4510	10	A	X	
Up/Down	4516	16	A	X	7.7
Up/Down	40193	16	A	X	
Up/Down, 3-State	568	10	S	X	Ţ
Up/Down, 3-State	569	16	S	X	
Up/Down, 3-State	579	8	S(I/O)	X	
Up/Down, 3-State	779	8	S(I/O)	X	<u> </u>
Frequency Divider	4059	Programmable 3			5
		to 15,999			
Johnson	4017	10			Jor _
Johnson	4018	5	A		
Johnson	4022	8			∫or L

S = Synchronous A = Asynchronous

Function not contained in this manual. Please check Technology Selection Guide for appropriate technology — FAST or CMOS.

TRI-STATE BUFFERS, DRIVERS AND TRANSCEIVERS

125 126 8T09 242 243 1242 1243 8T34 8T126 8T127 8T128 8T129 365 366 367 368 8T95 8T95 8T95 8T96 8T97 8T98	True True Comp True Comp True Comp Comp Comp Comp True True True Comp True Comp True Comp True True Comp
8T09 242 243 1242 1243 8T34 8T126 8T127 8T128 8T129 365 366 367 368 8T95 8T96 8T97 8T98	Comp True Comp Comp Comp Comp True True True True Comp True Comp True Comp
242 243 1242 1243 8T34 8T126 8T127 8T128 8T129 365 366 367 368 8T95 8T95 8T96 8T97 8T98	True Comp True Comp Comp Comp True True True True Comp True Comp True Comp
243 1242 1243 8T34 8T126 8T127 8T128 8T129 365 366 367 368 8T95 8T96 8T97 8T98	True Comp True Comp Comp Comp True True True True Comp True Comp True Comp
1242 1243 8T34 8T126 8T127 8T128 8T129 365 366 367 368 8T95 8T96 8T97 8T98	Comp True Comp Comp Comp True True True Comp True Comp True Comp
1243 8T34 8T126 8T127 8T128 8T129 365 366 367 368 8T95 8T96 8T97 8T98	True Comp Comp Comp True True Comp True Comp True Comp True Comp
8T34 8T126 8T127 8T128 8T129 365 366 367 368 8T95 8T96 8T97 8T98	Comp Comp Comp True True Comp True Comp True Comp
8T127 8T128 8T129 365 366 367 368 8T95 8T96 8T97 8T98	Comp True True Comp True Comp True Comp Comp
8T128 8T129 365 366 367 368 8T95 8T96 8T97 8T98	True True True Comp True Comp True Comp
8T129 365 366 367 368 8T95 8T96 8T97 8T98	True True Comp True Comp True Comp
365 366 367 368 8T95 8T96 8T97 8T98	True Comp True Comp True Comp
366 367 368 8T95 8T96 8T97 8T98	Comp True Comp True Comp
367 368 8T95 8T96 8T97 8T98	Comp True Comp
368 8T95 8T96 8T97 8T98	Comp True Comp
8T95 8T96 8T97 8T98	True Comp
8T96 8T97 8T98	Comp
8T97 8T98	
8T98	
40097	Comp
	True
40098	Comp
240	Comp
241	True
244	True
40240	Comp
	True
	Comp True
	Comp
	True
· · · · · · · · · · · · · · · · · · ·	True
455	Comp
456	True
655	Comp
656	True
245	True
1 1	True
	True Comp
<u> </u>	
	Comp
	Comp True, Comp
	True
651	Comp
652	True
657	True
1245	True
	True
	Comp
646	True
	Comp True
	Comp
861	True
	Comp
	40098 240 241 241 244 40240 40244 540 541 11240 11241 11244 455 456 655 666 245 545 588 620 622 640, 640-1 643 645, 645-1 651 652 667 11245 40245 8T125

LEVEL TRANSLATORS

Hex Inverting Buffer, Up to 15V Input, TTL Level Output	4049
Hex Non-Inverting Buffer, Up to 15V Input, TTL Level Output Quad Voltage Translator, 3-State, TTL Input, 15V Output	4050 4104
Quad Transceiver, MOS/CMOS to TTL Quad Transceiver, MOS/CMOS to TTL	8T26 8T28

PRIORITY ENCODERS

FUNCTION	DEVICE NUMBER	INPUT ENABLE (LEVEL)	INPUT/OUTPUT (LEVEL)
8-to-3	148	LOW	Active-LOW
8-to-3	4532	HIGH	Active-HIGH
10-to-4 (BCD)	147		Active-LOW

Function not contained in this manual. Please check Technology Selection Guide for appropriate technology — FAST or CMOS.

DECODERS/DEMULTIPLEXERS

FUNCTION	DEVICE NUMBER	ADDRESS INPUTS	ENABLE (LEVEL)	OUTPUT (LEVEL)
Dual 1 of 4	139	2 + 2	1 (L) + 1 (L)	4 (L) + 4 (L)
Dual 1 of 4	155	2	2 (L) + 1 (L), 1 (H)	4 (L) + 4 (L)
Dual 1 of 4	156	2	2 (L) + 1 (L), 1 (H)	4 (L) + 4 (L)
Dual 1 of 4	539	2+2	1 (L) + 1 (L)	4 (H) + 4 (H)
Dual 1 of 4	4555	2+2	1 (L) + 1 (L)	4 (H)
Dual 1 of 4	4556	2+2	1 (L) + 1 (L)	4 (L)
1 of 8	138	3	2 (L), 1 (H)	8 (L)
1 of 8	82S50 538	4 (BCD)	2 (L), 2 (H)	8 (L) 8 (H)
1 of 10	42	4 (BCD)	E (E) C (F)	10 (L)
1 of 10, OC	45	4 (BCD)		10 (L)
1 of 10, OC	145	4 (BCD)		10 (L)
1 of 10, OC	445	4 (BCD)	1 (L), 1 (H)	10 (L)
1 of 10	537	4		10 (H)
1 of 10	4028	4 (BCD)		10 (H)
1 of 10	9301	4 (BCD)		10 (L)
1 of 10 1 of 16	82S52 154	4 (BCD)	2 (L)	10 (L) 16 (L)
1 of 16	4514	4 (Latched)	1 (L)	16 (H)
1 of 16	4515	4 (Latched)	1 (L)	16 (L)
BCD to 7 Segment Decoder/Driver BCD to 7 Segment Decoder/Driver Octal with Address Latches and Acknowledge	4511 4543 547	4 (Latched) 4 (Latched) 3	1 (L) 1 (L), 2 (H)	7 (H) 7 (H) 8 (L)
Octal with Acknowledge	548	3	2 (L), 2 (H)	8 (L)

BUFFERS, DRIVERS AND RECEIVERS

FUNCTION	DEVICE NUMBER	OUTPUT
Quad 2-Input NAND Buffer	37	
Quad 2-Input NOR Buffer	128	
Quad Buffer	4041	True, Comp
Hex Buffer	4049	Comp
Hex Buffer	4050	True
Strobed Hex Inverter/Buffer	4502	Comp
Dual 4-Input NAND Buffer	40	
Dual 4-Input NAND Line Driver	140	
Dual 4-Input NAND Driver	3040	
Dual Line Driver (AND/OR)	8T13	
Dual EIA-232B/MIL Line Driver	8T15	Comp
Dual EIA-232B/MIL Receiver	8T16	
Dual Line Driver for IBM 360/370 Interface	8T23	
Dual Line Receiver for IBM 360/370 Interface	8T24	
Hex Bus Receiver (DM8837)	8T37	

OPEN COLLECTOR, BUFFERS, DRIVERS, AND TRANSCEIVERS

FUNCTION	DEVICE NUMBER	OUTPUT
Quad Bus Transceiver	8T38	
Quad Bus Transceiver	8T26	Comp
Quad Bus Transceiver	8T28	True
Quad 2-Input NAND Buffer	38	
Quad 2-Input NAND Driver	3037	
Quad 2-Input NAND Driver	3038	
Hex Inverter	05	Comp
Hex Inverter/Driver	06	Comp
Hex Buffer/Driver	07	True
Hex Buffer/Driver	16	Comp
Hex Buffer/Driver	17	True
Octal Inverter/Driver	30240	Comp
Octal Driver, Non-Inverting	30244	True
Octal Transceiver, Non-Inverting	30245	True
Octal Transceiver, Inverting	30640	Comp
Octal Transceiver	621	True
Octal Transceiver	623	True
Octal Transceiver	641, 641-1	True
Octal Transceiver	642, 642-2	Comp
Octal Transceiver and Registers	647	True
Octal Transceiver and Registers	649	Comp
BCD to Decimal Decoder/Driver	45	Active-LOW
BCD to Decimal Decoder/Driver	145	Active-LOW

Function not contained in this manual. Please check Technology Selection Guide for appropriate technology — FAST or CMOS.

Function Cross Reference Guide

MULTIVIBRATORS AND PHASE LOCKED LOOPS

FUNCTION	DEVICE NUMBER
Monostable Multivibrator	121
Dual Retriggerable Monostable Multivibrator Dual Monostable Multivibrator	123 221
Dual Retriggerable Monostable Multivibrator	423
Dual Monostable Multivibrator	4528
Dual Retriggerable Monostable Multivibrator	4538
Monostable/Astable Multivibrator	4047
Digital Phase Locked Loop Filter	297
Phase Locked Loop	4046

ARITHMETIC FUNCTIONS

FUNCTION	DEVICE NUMBER
4-Bit Binary Full Adder, Ripple Carry 4-Bit Binary Full Adder, Fast Carry	83 283
4-Bit Binary Full Adder 4-Bit BCD Full Adder 4-Bit ALU	4008 82S82 181
ALU/Function Generator 4-Bit ALU Look Ahead Carry Generator	881 82S83 182
Look Ahead Carry Generator	882

COMPARATORS

FUNCTION	DEVICE NUMBER
4-Bit Comparator	85
4-Bit Comparator	4585
5-Bit Comparator	9324
8-Bit Comparator 8-Bit Comparator	521 688

PARITY

FUNCTION	DEVICE NUMBER
8-Bit Odd/Even Parity Checker	180
8-Bit Parity Generator/Checker	8262
8-Bit Parity Generator/Checker	82S62
9-Bit Odd/Even Parity Generator/Checker	280
13-Bit Parity Generator/Checker	4531

SPECIAL FUNCTIONS

FUNCTION	DEVICE NUMBER		
Dual Port RAM Controller with Dynamic Memory Refresh Dual Port RAM Controller without Latch 8-Bit Serial Multiplier with Adder/ Subtractor IEC/IEEE Bus Interface	764 765 784 4738		
Frequency Synthesizer A.C. Motor Control Circuit 18-Element Bar Graph LCD Driver	4750 4752 4754		

Function not contained in this manual. Please check Technology Selection Guide for appropriate technology — FAST or CMOS.


Logic Products

Ordering Information

Signetics commercial TTL products are generally available in both standard dual-inline and surface mounted options. The ordering code specifies temperature range, device number, and package style as shown below. For commercial product, the standard temperature range is 0-70°C. Available package options are shown on individual data sheets in the "Ordering Code" block. For surface mounted devices the S.O. plastic dual-in-line package is supplied up to and including 28 pins. Above 28 pins, the plastic leaded chip carrier is utilized.

A wide variety of functions and package options is available for military products. Information on military products is available from the nearest Signetics sales office, sales representative, or authorized distributor. The Signetics Military Products Data Manual contains specifications, package, and ordering information for all military-grade products.

ORDERING CODE EXAMPLES



TEMPERATURE RANGE	DEVICE NUMBER	PACKAGE STYLE
N = Commercial Range 0°C to 70°C	74XX 74LSXX 74SXX 8TXX etc.	N = Plastic DIP D = Plastic S.O. DIP (surface mounted) A = Plastic Leaded Chip Carrier
S = Military Range -55°C to 125°C	See Military Products Data Manual	

Logic Products



Quality and Reliability

Logic Products

SIGNETICS LOGIC PRODUCTS QUALITY

Signetics has put together a winning process for manufacturing Logic Products. Our standard is zero defects, and current customer quality statistics demonstrate our commitment to this goal.

The products produced in the Standard Products Division must meet rigid criteria as defined by our design rules and as evaluated with a thorough product characterization and quality process. The capabilities of our manufacturing process are measured and the results evaluated and reported through our corporate-wide QA05 data base system. The SURE (Systematic Uniform Reliability Evaluation) program monitors the performance of our product in a variety of accelerated environmental stress conditions. All of these programs and systems are intended to prevent product-related problems and to inform our customers and employees of our progress in achieving zero defects.

RELIABILITY BEGINS WITH THE DESIGN

Quality and reliability must begin with design. No amount of extra testing or inspection will produce reliable ICs from a design that is inherently unreliable. Signetics follows very strict design and layout practices with its circuits. To eliminate the possibility of metal migration, current density in any path cannot exceed 2 x 10⁵ A/cm². Layout rules are followed to minimize the possibility of shorts, circuit anomalies, and SCR type latch-up effects. Numerous ground-to-substrate connections are required to ensure that the entire chip is at the same ground potential, thereby precluding internal noise problems.

PRODUCT CHARACTERIZATION

Before a new design is released, the characterization phase is completed to ensure that the distribution of parameters resulting from lot-to-lot variations is well within specified limits. Such extensive characterization data

also provides a basis for identifying unique application-related problems which are not part of normal data sheet guarantees. Characterization takes place from -55°C to +125°C and at +10% supply voltage.

QUALIFICATION

Formal qualification procedures are required for all new or changed products, processes and facilities. These procedures ensure the high level of product reliability our customers expect. New facilities are qualified by corporate groups as well as by the quality organizations of specific units that will operate in the facility. After qualification, products manufactured by the new facility are subjected to highly accelerated environmental stresses to ensure that they can meet rigorous failure rate requirements. New or changed processes are similarly qualified.

QA05 - QUALITY DATA BASE REPORTING SYSTEM

The QA05 data reporting system collects the results of product assurance testing on all finished lots and feeds this data back to concerned organizations where appropriate action can be taken. The QA05 reports EPQ (Estimated Process Quality) and AOQ (Average Outgoing Quality) results for electrical, visual/mechanical, hermeticity, and documentation audits. Data from this system is available on request.

THE SURE PROGRAM

The SURE (Systematic Uniform Reliability Evaluation) program audits/monitors products from all Signetics' divisions under a variety of accelerated environmental stress conditions. This program, first introduced in 1964, has evolved to suit changing product complexities and performance requirements.

The SURE program has two major functions: Long-term accelerated stress performance audit and a short-term accelerated stress monitor. In the case of Logic products, samples are selected that represent all generic product groups in all wafer fabrication and assembly locations.

THE LONG-TERM AUDIT

One hundred devices from each generic family are subjected to each of the following stresses every eight weeks:

- High Temperature Operating Life:
 T_J = 150°C, 1000 hours, static biased or dynamic operation, as appropriate (worst case bias configuration is chosen)
- High Temperature Storage: T_J = 150°C, 1000 hours
- Temperature Humidity Biased Life: 85°C, 85% relative humidity, 1000 hours, static biased
- Temperature Cycling (Air-to-Air): -65°C to +150°C, 1000 cycles

THE SHORT-TERM MONITOR

Every other week a 50-piece sample from each generic family is run to 188 hours of pressure pot (15psig, 121°C, 100% saturated steam) and 300 cycles of thermal shock (-65°C to +150°C)

In addition, each Signetics assembly plant performs SURE product monitor stresses weekly on each generic family and molded package by pin count and frame type. Fiftypiece samples are run on each stress, pressure pot to 96 hours, thermal shock to 300 cycles.

SURE REPORTS

The data from these test matrices provides a basic understanding of product capability, an indication of major failure mechanisms and an estimated failure rate resulting from each stress. This data is compiled periodically and is available to customers upon request.

Many customers use this information in lieu of running their own qualification tests, thereby eliminating time-consuming and costly additional testing. 2

RELIABILITY ENGINEERING

In addition to the product performance monitors encompassed in the corporate SURE program, Signetics' Corporate and Division Reliability Engineering departments sustain a broad range of evaluation and qualification activities.

Included in the engineering process are:

- Evaluation and qualification of new or changed materials, assembly/wafer-fab processes and equipment, product designs, facilities and subcontractors.
- Device or generic group failure rate studies.
- Advanced environmental stress development.
- Failure mechanism characterization and corrective action/prevention reporting.

The environmental stresses utilized in the engineering programs are similar to those utilized for the SURE monitor; however, more highly-accelerated conditions and extended durations typify the engineering projects. Additional stress systems such as biased pressure pot, power-temperature cycling, and cycle-biased temperature-humidity, are also included in the evaluation programs.

FAILURE ANALYSIS

The SURE Program and the Reliability Engineering Program both include failure analysis activities and are complemented by corporate, divisional and plant failure analysis departments. These engineering units provide a service to our customers who desire detailed failure analysis support, who in turn provide Signetics with the technical understanding of the failure modes and mechanisms actually experienced in service. This information is essential in our ongoing effort to accelerate and improve our understanding of product failure mechanisms and their prevention.

ZERO DEFECTS PROGRAM

In recent years, United States industry has increasingly demanded improved product quality. We at Signetics believe that the customer has every right to expect quality products from a supplier. The benefits which are derived from quality products can be summed up in the words, *lower cost of ownership*.

Those of you who invest in costly test equipment and engineering to assure that incoming products meet your specifications have a special understanding of the cost of ownership. And your cost does not end there; you are also burdened with inflated inventories, lengthened lead times and more rework.

SIGNETICS UNDERSTANDS CUSTOMERS' NEEDS

Signetics has long had an organization of quality professionals, inside all operating units, coordinated by a corporate quality department. This broad decentralized organization provides leadership, feedback, and direction for achieving a high level of quality. Special programs are targeted on specific quality issues. For example, in 1978 a program to reduce electrically defective units for a major automotive manufacturer improved outgoing quality levels by an order of magnitude.


In 1980 we recognized that in order to achieve outgoing levels on the order of 100PPM (parts per million), down from an industry practice of 10,000PPM, we needed to supplement our traditional quality programs with one that encompassed all activities and all levels of the company. Such unprecedent-


ed low defect levels could only be achieved by contributions from all employees, from the R and D laboratory to the shipping dock. In short, from a program that would effect a total cultural change within Signetics in our attitude toward quality.

QUALITY PAYS OFF FOR OUR CUSTOMERS

Signetics' dedicated programs in product quality improvement, supplemented by close working relationships with many of our customers, have improved outgoing product quality more than twenty-fold since 1980. Today, many major customers no longer test Signetics circuits. Incoming product moves directly from the receiving dock to the production line, greatly accelerating throughput and reducing inventories. Other customers have pared significantly the amount of sampling done on our products. Others are beginning to adopt these cost-saving practices.

We closely monitor the electrical, visual, and mechanical quality of all our products and review each return to find and correct the cause. Since 1981, over 90% of our customers report a significant improvement in overall quality (see Figure 1).





At Signetics, quality means more than working circuits. It means on-time delivery of the right product at the agreed upon price (see Figure 2).

ONGOING QUALITY PROGRAM

The quality improvement program at Signetics is based on "Do it Right the First Time". The intent of this innovative program is to change the perception of Signetics' employees that somehow quality is solely a manufacturing issue where some level of defects is inevitable. This attitude has been replaced by one of acceptance of the fact that all errors and defects are preventable, a point of view shared by all technical and administrative functions equally.

This program extends into every area of the company, and more than 40 quality improvement teams throughout the organization drive its ongoing refinement and progress.

Key components of the program are the Quality College, the "Make Certain" Program, Corrective Action Teams, and the Error Cause Removal System.

The core concepts of doing it right the first time are embodied in the four absolutes of quality:

- The definition of quality is conformance to requirements.
- The system to achieve quality improvement is prevention.
- The performance standard is zero defects
- The measurement system is the cost of quality.

QUALITY COLLEGE

Almost continuously in session, Quality College is a prerequisite for all employees. The intensive curriculum is built around the four absolutes of quality; colleges are conducted at company facilities throughout the world.

"MAKING CERTAIN" -ADMINISTRATIVE QUALITY IMPROVEMENT

Signetics' experience has shown that the largest source of errors affecting product and service quality is found in paperwork and in other administrative functions. The "Make Certain" program focuses the attention of management and administrative personnel on error prevention, beginning with each employee's own actions.

This program promotes defect prevention in three ways: by educating employees as to the impact and cost of administrative errors, by changing attitudes from accepting occasional errors to one of accepting a personal work standard of zero defects, and by providing a formal mechanism for the prevention of errors

CORRECTIVE ACTION TEAMS


Employees with the perspective, knowledge, and necessary skills to solve a problem are formed into ad hoc groups called Corrective Action Teams. These teams, a major force within the company for quality improvement, resolve administrative, technical and manufacturing problems.

ECR SYSTEM (ERROR CAUSE REMOVAL)

The ECR System permits employees to report to management any impediments to doing the job right the first time. Once such an impediment is reported, management is obliged to respond promptly with a corrective program. Doing it right the first time in all company activities produces lower cost of ownership through defect prevention.

VENDOR CERTIFICATION PROGRAM

Our vendors are taking ownership of their own product quality by establishing improved process control and inspection systems. They subscribe to the zero defects philosophy. Progress has been excellent.



Through intensive work with vendors, we have improved our lot acceptance rate on incoming materials as shown in Figure 3. Simultaneously, waivers of incoming material have been eliminated.

MATERIAL WAIVERS

1985 – 0

1984 - 0

1983 - 0

1982 - 2

1981 - 134

Higher incoming quality material ensures higher outgoing quality products.

QUALITY AND RELIABILITY ORGANIZATION

Quality and reliability professionals at the divisional level are involved with all aspects of the product, from design through every step in the manufacturing process, and provide product assurance testing of outgoing product. A separate corporate-level group provides direction and common facilities.

Quality and Reliability Functions

- · Manufacturing quality control
- Product assurance testing
- Laboratory facilities failure analysis, chemical, metallurgy, thin film, oxides
- · Environmental stress testing
- · Quality and reliability engineering
- Customer liaison

COMMUNICATING WITH EACH OTHER

For information on Signetics' quality programs or for any question concerning product quality, the field salesperson in your area will provide you with the quickest access to answers. Or, write on your letter-head directly to the corporate director of quality at the corporate address shown at the back of this manual.

We are dedicated to preventing defects. When product problems do occur, we want to know about them so we can eliminate their causes. Here are some ways we can help each other:


- Provide us with one informed contact within your organization. This will establish continuity and build confidence levels.
- Periodic face-to-face exchanges of data and quality improvement ideas between your engineers and ours can help prevent problems before they occur.
- Test correlation data is very useful. Line-pull information and field failure reports also help us improve product performance.
- Provide us with as much specific data on the problem as soon as possible to speed analysis and enable us to take corrective action.
- An advance sample of the devices in question can start us on the problem resolution before physical return of shimment

This team work with you will allow us to achieve our mutual goal of improved product quality.

MANUFACTURING: DOING IT RIGHT THE FIRST TIME

In dealing with the standard manufacturing flows, it was recognized that significant improvement would be achieved by "doing every job right the first time", a key concept of the quality improvement program. During the development of the program many profound changes were made. Figure 4, Logic Products Generic Process Flow, shows the result. Key changes included such things as implementing 100% temperature testing on all products as well as upgrading test handlers to insure 100% positive binning. Some of the other changes and additions were to tighten the outgoing QA lot acceptance criteria to the tightest in the industry, with zero defect lot acceptance sampling across all three temperatures.

The achievements resulting from the improved process flow have helped Signetics to be recognized as the leading Quality supplier of Logic products. These achievements have also led to our participation in several Ship-to-Stock programs, which our customers use to eliminate incoming inspection. Such programs reduce the user cost of ownership by saving both time and money.




2-7

As time goes on the drive for a product line that has Zero Defects will grow in intensity. These efforts will provide both Signetics and our customers with the ability to achieve the mutual goal of improved product quality.

The Logic Products Quality Assurance department has monitored PPM progress, which can be seen in Figure 5. We are pleased with the progress that has been made, and expect to achieve even more impressive results as the procedures for accomplishing these tasks are fine tuned.

The real measure of any quality improvement program is the result that our customers see. The meaning of *Quality* is more than just working circuits. It means commitment to *On Time Delivery* at the *Right Place* of the *Right Quantity* of the *Right Product* at the *Agreed Upon Price*.



Section 3 Military Information

Logic Products

3



Military Information

Logic Products

Effective January 1, 1985, this section has been superseded by the 1985 Military Products Data Manual. Information regarding this manual can be obtained from the Military Division in Sacramento. (916) 925-6700.

MILITARY STANDARD PRODUCTS

The Signetics Military product line offering includes JAN Qualified Class S and B, and Class B vendor standard products. These products are designed to offer our customers the optimum of quality, reliability, delivery and cost. The benefits of these products provide our customers:

- Industry-wide standardization.
- · Fewer custom specifications.
- Cost savings associated with larger lots
- Better lead times by reducing specification negotiation time and allowing off-the-shelf procurement.
- Industry standard marking.

JAN QUALIFIED PRODUCT

JAN qualified product is offered to give our customers the highest quality and reliability. The JAN processing levels (Class S and B) are a result of the Governments product standardization programs, and our JAN production lines are certified by the qualifying activity, the Defense Electronics Supply Center (DESC). Signetics strongly recommends the use of JAN product which is listed on the MIL-M-38510 Qualified Products List (QPL).

JAN qualified products are fabricated, assembled, tested, and inspected in U.S. Government certified facilities in Sunnyvale, California (wafer fab), Orem, Utah (wafer fab, assembly), and in Sacramento, California (burnin, test, quality conformance inspection).

Testing and inspection to MIL-M-38510 is monitored by resident Government Source Inspection (GSI) personnel representing the Defense Contract Administration Services (DCAS).

DESC prohibits any customer imposed additions, deviations, omissions, or waivers on procurement of JAN products. Product must conform completely to Government specifications prior to shipment and is verified by Signetics Quality Control. A Certificate of

Conformance and Procurement Traceability is supplied with each lot shipped.

JAN qualified products are listed in QPL-38510, issued periodically by DESC. For current QPL information, customers may contact their local sales representative. Military Marketing in Sacramento, or directly with DESC-EQM at (513) 296-6355. The JAN products listed herein should be considered valid only on its date of publication.

These categories of product conform to Quality Levels A and B of MIL-HDBK-217 ($\pi_Q = 0.5$ Class S, 1.0 for Class B).

The example at the bottom of this page illustrates the part numbering system for JAN product, the part number is per MIL-M-38510.

SIGNETICS CLASS B STANDARD PRODUCT (RB)


Signetics Class B Standard product is offered for use when no JAN product is qualified on the QPL, DESC Drawing product is not available, or when program requirements allow the use of vendor standard product.

Class B standard product conforms to MIL-STD-883, general provisions Paragraph 1.2.1 (and its sub-paragraphs), except where noted. (See Product Noncompliance Section of Military Data Book and/or Hand Book). No other claims, expressed or implied, are made of equivalence to JAN product or to MIL-M-38510. Signetics compliant product also conforms with JEDEC Publication 101, except for marking content.

Electrical test requirements are as stated in the most current **Signetics Military Data Manual only.**

- 100% final electrical tests include all Data Manual parameter limits, test conditions, and temperatures applicable to Subgroups 1, 2, 3, 7, and 9 of MIL-STD-883, Method 5004 for digital products, or to Subgroups 1, 2, 3, 4, and 9 for Linear Products.
- Group A sample electrical inspection tests include all final electrical subgroups as well as all other Data Manual parameters with specified minimum or maximum limits.
- End point electrical tests used for QCI inspection sampling (Groups C and D) are those Data Manual parameter limits, test conditions, and temperatures applicable to Group A Subgroups 1, 2, and 3 per MIL-STD-883, Method 5005, or to Subgroup 1 for Linear Products.

Data Manual parameters which have no specified minimum or maximum limits (typical performance only) are not tested. Parameters which have limits specified at 25°C only, are tested only at that temperature. Detailed parameter assignment to subgroups and other test detail are contained in documented Signetics internal Product Electrical specifications, and are available upon request. Actual test program symbolics are available for customer review at the factory, but are considered proprietary and will not be copied or otherwise distributed outside of Signetics.



Military Information

QCI Groups A and B testing are performed on all products and packages per MIL-M-38510 and MIL-STD-883, Method 5005. Signetics utilizes inline Group A and alternate Group b for all lines. QCI Groups C and D are routinely performed on all compliant families and package types.

Waivers, deviations, or exceptions of any kind deemed necessary in the course of the contracts must be issued in accordance with DOD-STD-480. Should Signetics have knowledge of the need for waivers at the time of response to quote (RFQ) or order entry, that


information will be transmitted prior to order entry.

Package types which do not have case outlines letters assigned in MIL-M-38510, Appendix C, will be assigned case outline letters per JEDEC Publication 101.

The Signetics standard Product Assurance Plan documentation is available for customer review at the factory, and is considered proprietary.

This category of product conforms to quality level B-2 of MIL-HDBK-217 ($\pi_{\rm Q}$ = 6.5).

For Class B Standard Product, the part number is listed as follows:



Logic Products

4

User's Guide

Logic Products

INTRODUCTION

The TTL Logic devices described in this data manual differ widely in function, complexity and performance, but their electrical input and output characteristics are very similar and are defined and tested to guarantee compatibility. The data sheets that make up this book cover four major categories of TTL circuits and a series of TTL compatible interface products.

The oldest TTL product category is the gold-doped double-diffused type which is made up of the 7400 family of devices. This family reflects the same performance ranges and differ only in functions and pin configuration.

The remaining two categories of products are fabricated with a non-saturating Schottky clamped transistor technique. The 74500 family of TTL products are very high performance, high power devices. The most popular TTL category is the 74LS Low Power Schottky family. These products feature the performance of the 74 family at about 1/4 the power.

ABSOLUTE MAXIMUM RATINGS

The Absolute Maximum Ratings constitute limiting values above which serviceability of the device may be impaired. Provisions should be made in system design and testing to limit voltages and currents as shown below.

OPERATING TEMPERATURE AND VOLTAGE RANGES

The nominal supply voltage (V_{CC}) for all TTL circuits is ± 5.0 volts. Commercial grade parts are guaranteed to perform with a $\pm 5\%$ supply tolerance ($\pm 250 \text{mV}$) over an ambient temperature range of 0°C to 70°C.


The actual junction temperature can be calculated by multiplying the power dissipation of the device with the thermal resistance of the package and adding it to the measured ambient temperature T_C or package (case) temperature T_C. The thermal resistance for the various packages in which the TTL products are offered is specified with the Package Information in Section 9 of this manual.

GENERAL TTL CIRCUIT CHARACTERISTICS

All TTL products are derived from a common NAND logic structure. The NAND circuit is actually five subcircuits as shown in Figure 1 and each performs a separate function. The input circuit (1) is an AND gate usually fabricated with a multi-emitter transistor which characterizes TTL technology. Many Schottky processed circuits have been designed with PNP or diode inputs in order to optimize the speed/power performance of the circuits.

The phase splitter (2) provides the inversion and amplification in the circuit. It determines whether the outputs are active level HIGH or active level LOW. The level shifter (3) pro-

NAND Gate Example



vides noise immunity between the HIGH and LOW output levels, and minimizes the possibility of having both HIGH level driver (4) and LOW level driver (5) on simultaneously.

The level shifter (3) and HIGH level driver (4) combine to form an emitter follower circuit that tracks the voltage at the collector of the

ABSOLUTE MAXIMUM RATINGS


PARAMETER	74	74S	74LS
V _{CC} supply voltage, continuous (Note a)	7.0V	7.0V	7.0V
Input voltage, continuous (Notes a and b)	-0.5V to +5.5V	-0.5V to +5.5V	-0.5V to +7.0V ^(b)
Input current, continuous	-30mA to +5mA	-30mA to +5mA	-30mA to +1mA
Voltage applied to HIGH outputs (Note a)	-0.5V to V _{CC}	-0.5V to 7.0V	-0.5V to V _{CC}
Voltage applied to "off" Open Collector outputs (Notes a and c)	-0.5V to 7.0V	-0.5V to 7.0V	-0.5V to 7.0V
Current into LOW standard output, continuous	30mA	40mA	15mA
Current into LOW buffer output, continuous	80mA	100mA	50mA
Operating free air temperature range (Com'l)		0°C to +70°C	
Storage temperature range		-65°C to +150°C	

NOTES:

- a. Voltages are referenced to device ground terminal.
- b. LS devices are generally limited to 7.0V maximum input voltage. Exceptions are called out on individual product data sheets.
- c. Some open collector devices are specially processed to handle higher output voltages of from 15V to 30V. The Absolute Maximum voltage for these devices is 10% over the specified V_{OUT} test condition.

TL User's Guide

TTL INPUT CONFIGURATIONS



phase splitter. This circuit is usually designed to drive very heavy capacitive loads so that the initial rise time of the output is determined primarily by the rise time at the phase splitter collector. The LOW level driver (5) is usually a saturating transistor for the gold-doped process devices, or a Schottky diode clamped transistor for the Schottky processed devices. These output transistors are designed to sink the rated fan-out current which characterizes the various TTL families.

Input Circuits

The input circuits as described above are basically AND gate configurations designed with multiple-emitter NPN transistors (MET), substrate PNP transistors, or various junction and Schottky diodes as shown in Figure 2. All of the circuit configurations have very high impedance in the HIGH state. When the input voltage is above the circuit threshold voltage, all of the inputs act like reversed biased diodes.

The MET transistors are actually operated in the inverse mode, but the gain is so low there is very little current flowing into the devices. The LOW level input impedance of the MET and diode inputs is determined by the internal pull-up resistor. This resistor is nominally $2k\Omega$ for 54S/74S inputs, and it is $16k\Omega$ to $20k\Omega$ for the 54LS/74LS inputs. Some 54LS/74LS buffer devices have substrate PNP inputs which exhibit very high impedance at both HIGH and LOW input logic levels. This is used to minimize the input load factor and produce better output drive and performance.

The inputs to all Signetics TTL devices have clamp diodes to ground to minimize negative ringing effects. These diodes are designed to operate in the ac mode and cannot handle heavy dc currents for long periods.

Output Circuits

The output circuit configurations used for the TTL products in this manual are shown in Figure 3. The basic advantages and disadvantages of each configuration are given for reference. The different circuits are used to optimize the functional and performance requirements of the various devices, and are not necessarily restricted to individual TTL families. The pull-down circuit (not shown) on the base of the LOW level driver is usually a

resistor which provides a means of turning off the output transistor. The majority of the 54S/74S and 54LS/74LS devices use a resistor-transistor network which acts to square-up the V_{IN} – V_{OUT} transfer characteristics of the device

A resistive pull-up can be added to any TTL output circuit increasing VOH to almost VCC, but only circuits "c," "d," and "e" can be pulled higher than V_{CC} , e.g., to +7.0V for driving MOS circuits. Configurations "a" and "b" have a diode associated with the resistor at the output which clamps the output one diode drop above V_{CC}. This is an important consideration in large systems where sections might be powered down ($V_{CC} = 0$). In this state, the outputs of circuits "a" and "b" represent a very low impedance at a fairly low voltage (< 1.0V), while the outputs of circuits "c." "d." and "e" represent a high impedance and thus a logic HIGH, more appropriate for isolation from the rest of the system.

The output impedance of a typical TTL device in both the LOW and HIGH state is shown in Figure 4. In the LOW state, the output impedance is determined by a saturated transistor (about 8Ω to $10\Omega)$. However, at very high sinking current, especially at low temperature, the output device is not able to stay in saturation and the output impedance rises as shown.

When switching from the LOW to the HIGH state, the totem-pole output structure provides a low output impedance capable of rapidly charging capacitive loads. However, charge and discharge currents must also flow through the $V_{\rm CC}$ and the ground distribution networks. The $V_{\rm CC}$ and ground lines should therefore be short and adequately decoupled.

3-State Outputs


Some of the buffers and registers have 3-state outputs designed for "busing." This type of output electrically performs as a totem-pole output with the additional feature that the output may be disabled, neither sinking nor sourcing current. The 3-state outputs are designed to be tied together, but they are not designed to be active simultaneously. In order to minimize noise and protect the outputs from excessive power dissipation, only one 3-state output should be active at any time.

DESIGN CONSIDERATIONS


The properties of high speed TTL logic circuits dictate that some care be used in the design and layout of a system. Some general "design considerations" are included in this section. This is not intended to be a thorough guideline for designing TTL systems, but a reference for some of the constraints and

TL User's Guide

TTL OUTPUT CONFIGURATIONS



TYPICAL INPUT/OUTPUT CHARACTERISTICS



techniques to be considered when designing the system.

Mixing 74 and 74LS is less restrictive, and the overall system design need not be so elaborate. Standard two sided PC boards can be used with good, well decoupled power and ground grid systems. The signal transitions are slower and therefore generate less noise. However, good high speed design techniques are still required, especially when working with counters, registers, or other devices with memory.

Clock Pulse Requirements

Most TTL flip-flop circuits are master-slave devices which makes their clock inputs level

TIL User's Guide

sensitive. This is an improvement over ac coupled clock inputs, but it does not make the devices fully insensitive to clock edge rates. The dc level at which the data in the master (input section) is transferred to the slave (output section) is the normal threshold voltage for the devices. For most Signetics TTL devices this level is 1.4V at 25°C, and it changes at a rate of about -4mV/°C.

When the clock input reaches the threshold voltage, the internal gates and the changing outputs start to dump current into the ground lead of the device. If there are enough internal gates or loaded outputs changing at the same time, the chip ground reference level (and therefore the clock input reference level) can rise by as much as 500mV. This ground noise is the algebraic sum of the internal and external ground plane noise. If the clock input of a positive edge triggered device is at or near the threshold of the device during the ground noise transient period, it is quite possible for the internal device to receive multiple clock pulses.

For this reason the rise time on positive edgetriggered devices should be less than the nominal clock to output delay time measured between the 0.8V and 2.0V levels of the clock driver. This edge rate is obtainable from almost any Signetics TTL device of the same family, as long as it is driving no more than rated fan out and no more than 12 to 16 inches of line. When clock pulses are distributed on lines over 16 inches long, all of the clock inputs should be clustered at the receiving end of the line to avoid reflection problems at the driving end.

Special Note

Some of the Signetics Counters and registers have been designed with a special clock buffer that includes a small amount of hysteresis to minimize clock edge rate and noise problems. The LS160A, LS161A, LS162A, LS163A, LS364, and LS374 all have the special clock buffers to increase their tolerance of slow positive clock edges and heavy ground noise.

TTL OUTPUTS TIED TOGETHER

The only TTL outputs that are designed to be tied together are open collector and 3-state outputs. Standard TTL outputs should not be tied together unless their logic levels will always be the same; either all HIGH or all LOW. When connecting open collector or 3-state outputs together some general guidelines must be observed.

Open Collector

These devices must be used whenever two or more OR-tied outputs will be at opposite logic levels at the same time. These devices must have a pull-up resistor (or resistors) added between the OR-tie connector and V_{CC} to establish an active HIGH level. Only special high voltage buffers can be tied to a higher voltage than V_{CC} . The minimum and maximum size of the pull-up resistor is determined as follows:

$$R(Min) = \frac{V_{CC}(Max) - V_{OL}}{I_{OL} - N_2(I_{IL})}$$

$$R(Max) = \frac{V_{CC}(Min) - V_{OH}}{N_1(I_{OH}) + N_2(I_{IH})}$$

where: I_{OL} = Minimum I_{OL} guarantee or ORtied elements.

N₂(I_{IL}) = Cumulative maximum input I.OW current for all inputs tied to OR-tie connection.

N₁(I_{OH}) = Cumulative maximum output HIGH leakage current for all outputs tied to OR-tie connection.

N₂(I_{IH}) = Cumulative maximum input HIGH leakage current for all inputs tied to OR-tie connection.


If a resistor divider network is used to provide the HIGH level, the R(Max) must be decreased enough to provide the required (VOH/R(pull-down)) current.

Minimum propagation delay results when the minimum value of external pull-up resistor is used in Load Circuit 1, Figure 5.

Diodes should be fast recovery 1N4376 or equivalent. External pull-up resistor Load Circuits 2 and 3 give progressively slower propagation delays.

3-STATE OUTPUTS

3-State Outputs are designed to be tied together, but they are not designed to be active simultaneously. In order to minimize noise and protect the outputs from excessive power dissipation, only one 3-state output should be active at any time. This generally requires that the Output Enable signals be non-overlapping. When TTL decoders are used to enable 3-state outputs, the decoder should be disabled while the address is being changed. Since all TTL decoder outputs are subject to decoding spikes, non-overlapping signals cannot normally be guaranteed when the address is changing.



TL User's Guide

Since most 3-state Output Enable signals are active LOW, shift registers or edge-triggered storage registers provide good Output Enable buffers. Shift registers with one circulating LOW bit, like the "164" or "194" are ideal for sequential enable signals. The "174" or "273" can be used to buffer enable signals from TTL decoders or microcode (ROM) devices. Since the outputs of these registers will change from LOW-to-HIGH faster than from HIGH-to-LOW, the selection of one device at a time is assured.

POWER SUPPLY DECOUPLING

Power supply capacitance decoupling is required for any TTL system. Generally $0.01 \, \mu \mathrm{F}$ per synchronously driven gate and at least $0.1 \, \mu \mathrm{F}$ for each 20 gates is required regardless of synchronization. Counters and shift registers are especially susceptible to power and ground line noise. They should be decoupled with a $0.1 \, \mu \mathrm{F}$ capacitor for each eight internal flip-flops, or one capacitor for each two devices put as close as possible to the devices. Buffers and line drivers should be heavily decoupled at the driver power pins, due to the large current transients needed to charge and discharge the lines.

On-Board Regulation

In most digital systems, there is a large current requirement, and the current supplied usually comes from a main supply. TTL logic tends to generate current spikes during switching due to the overlap in conduction of both upper and lower transistors, thus creating V_{CC} noise. An on-board regulator would not only regulate the power supplied to the circuits on-board, but also would isolate the noise otherwise propagated to the reset of the system. Systems designed using this technique would not need tight regulation on the main power supply.

LINE DRIVING AND RECEIVING

Open wire connections between TTL circuits should not be bundled, tied, or routed together. Instead, point-to-point wiring should be used, preferably above a ground plane which reduces coupling between conductors.

Single line wire interconnections should not exceed two feet; for wires longer than 15 inches, a ground plane is essential to provide adequate system performance. Over 2-foot twisted pairs or coaxial cable should be used. The characteristic impedance of an open wire over a ground plane is about 150Ω , while for twisted pairs of #26 wire the impedance is about 120Ω . For added protection against crosstalk, coaxial cables can be used but coaxial cables having very low characteristic impedances are difficult to drive. For best performance, coaxial cables with a character-

istic impedance R_{Ω} of 100 Ω should be used. Resistive pull-ups at the receiving end can be used to increase noise margins. If reflection effects are unacceptable, the line must be terminated in its characteristic impedance. One method is shown in Figure 6 where the output of the line is tied to V_{CC} through a resistor equivalent to the characteristic impedance of the line. Therefore, Ro is fairly small, and the driving gate must sink the current through it in addition to the current from the inputs being driven. Terminating the line in a voltage divider with two resistors. each twice the line impedance, reduces the extra sink current by 50%. It is preferable to dedicate gates solely for line driving if the line length is in excess of five feet.

Clamp Diode Effect on Negative Input Voltages

All Signetics TTL circuits are provided with clamp diodes on the device inputs to minimize negative ringing effects. These diodes should not be used to clamp negative dc voltages or long duration negative pulses especially for 74LS product. If the input voltage of an LS device is taken more than 0.5 volts negative (referenced to the device ground terminal) for more than 0.5 microseconds, it is possible to activate a parasitic circuit component which can cause the HIGH level output of that gate to degrade sufficiently to cause a logic error.

Disposition of Unused Inputs

Electrically open inputs degrade ac noise immunity as well as the switching speed of a circuit. To optimize performance, each input must be connected to a low impedance source. Unused active HIGH NOR or OR inputs must be returned to ground or a LOW level output. Unused active HIGH NAND or AND inputs should be maintained at a voltage greater than 2.7V, but not exceeding the Absolute Maximum Rating. This eliminates

the distributed capacitance associated with the floating input, bond wire, and package lead, and ensures that no degradation will occur in the propagation delay times.

Possible ways of handling unused inputs are:

- 1. Connect the unused active LOW inputs of the TTL devices to ground. The active HIGH inputs should be tied through a resistor of from 1K to $10 \mathrm{k}\Omega$ to V_{CC} . The unused active HIGH LS inputs can be tied directly to V_{CC} , as long as the leads are very short and the supply is adequately decoupled.
- Connect the unused HIGH input to the output of an unused gate that is forced HIGH
- Tie unused NAND or AND inputs (multiemitter inputs) of non-LS devices to a used input of the same gate, provided the HIGH level fan out of the driving circuit is not exceeded. Note that the LOW level fan out is not increased by this connection because the inputs share a common base pull-up resistor.


Unused Gates

It is recommended that the outputs of unused gates be forced HIGH by tying a NAND gate input or all NOR gate inputs to ground. This lowers the power dissipation and supplies a logic HIGH at the gate output which can be used at unused inputs to other gates.

Increasing Fan Out

To increase fan out, inputs and outputs of gates on the same package may be paralleled. It is advisable to limit the gates being paralleled to those in a single package to avoid large transient supply currents due to different switching times of the gates. This is not detrimental to the devices, but could cause logic problems if the gates are being used as clock drivers.

TTL DRIVING TWISTED PAIR



TL User's Guide

Isolation Diodes

NEVER REVERSE THE V_{CC} AND GROUND POTENTIALS. Catastrophic failure can occur if more than 100mA is conducted through a forward biased substrate (isolation) diode.

Input Loading and Output Drive Characteristics

The logic levels of all the TTL products are fully compatible with each other. However, the inputs loading and output drive characteristics of each of these families is different and must be taken into consideration when mixing the TTL families in a system. Table 1 shows the relative drive capabilities of each family for the Commercial temperature and voltage ranges. For Military ranges the 74LS drive capabilities must be cut in half. You will note that the 74LS Buffers have three times the drive capability of the standard 74LS devices; in fact, they can drive more loads than any other non-buffer TTL device.

Mixing TTL Families

Most TTL families are intended to used together, but this cannot be done indiscriminately. Each family of TTL devices has unique input and output characteristics optimized to get the desired speed or power features. Fast devices like 74S and 74F are designed with relatively low input and output impedances. The speed of these devices is determined primarily by fast rise and fall times internally as well as at the input and output nodes. These fast transitions cause noise of various types in the system. Power and ground line noise is generated by the large currents needed to charge and discharge the circuit and load capacitances during the switching

Table 1

	NUMBER OF LOADS DRIVEN						
DRIVING DEVICE	74F	74LS	74	745	8200 and 9300	82500	
74F	33	50	12.5	10	12	50	
74F Buffer	106	160	40	32	40	160	
74LS	13	20	5	4	5	20	
*74LS Buffer	40	60	15	12	15	60	
74	26	40	10	8	10	40	
74 Buffer	78	120	30	24	30	120	
74S	33	50	12.5	10	12	50	
74S Buffer	100	150	37.5	30	37	150	
8200 & 9300	26	40	10	8	10	40	
82500	33	50	12	10	12	50	

*The 74LS Buffers include 3-state outputs except LS253 & LS670

NOTE:

For 74LS devices do not connect multiple inputs of a common gate together. This would increase the input coupling capacitance and reduce the ac noise immunity.

transitions. Signal line noise is generated by the fast output transitions and the relatively low output impedances, which tend to increase reflections.

The noise generated by these 74S and 74F devices can only be tolerated in systems designed with very short signal leads, elaborate ground planes, and good, well decoupled power distribution networks. Mixing the slower TTL families like 74 and 74LS with the higher speed families is also possible but

must be done with caution. The slower speed families are more susceptible to induced noise than the higher speed families due to their higher input and output impedances. The low power Schottky 74LS family is especially sensitive to induced noise and must be isolated as much as possible from the 74S and 74F devices. Separate or isolated power and ground systems are recommended, and the LS input signal lines should not run adjacent to lines driven by 74S and 74F devices.

TTL User's Guide

DC SYMBOLS AND DEFINITIONS

Voltages — All voltages are referenced to ground. Negative voltage limits are specified as absolute values (i.e., -10V is greater than -1.0V).

Currents — Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of a device. All current limits are specified as absolute values.

V _{CC}	Supply voltage: The range of power supply voltage over which the device is guaranteed to operate within the specified limits.
V _{IK}	Input clamp voltage: The most negative voltage at an input when the specified current is forced out of that input terminal. This parameter guarantees the integrity of the input diode intended to clamp negative ringing at the input terminal.
V _{IH}	input HIGH voltage: The range of input voltages recognized by the device as a logic HIGH.
V _{IH} (MIN)	Minimum Input HIGH voltage: This value is the guaranteed input HIGH threshold for the device. The minimum allowed input HIGH in a logic system.
V _{IL}	Input LOW voltage: The range of input voltages recognized by the device as a logic LOW.
V _{IL} (MAX)	Maximum Input LOW voltage: This value is the guaranteed input LOW threshold for the device. The maximum allowed input LOW in a logic system.
V _M	Measurement voltage: The reference voltage level on ac waveforms for determining ac performance. Usually specified as 1.5V for most TTL families, but 1.3V for the Low Power Schottky 74LS family.
V _{OH} (MIN)	Output HIGH voltage: The minimum guaranteed HIGH voltage at an output terminal for the specified output current I _{OH} and at the minimum V _{CC} value.
V _{OL} (MAX)	Output LOW voltage: The maximum guaranteed LOW voltage at an output terminal sinking the specified load current $I_{\rm OL}$.
V _{T+}	Positive-going threshold voltage: The input voltage of a variable threshold device which causes operation according to specification as the input transition rises from below $V_{T-}(MIN)$.
V _{T-}	Negative-going threshold voltage: The input voltage of a variable threshold device which causes operation according to specification as the input transition falls from above $V_{T+}(MAX)$.

Icc	Supply current: The current flowing into the V _{CC} supply terminal of the circuit with specified input conditions and open outputs. Input conditions are chosen to guarantee worst case operation unless specified.
l _l	Input leakage current: The current flowing into an input when the maximum allowed voltage is applied to the input. This parameter guarantees the minimum breakdown voltage for the input.
l _{IH}	Input HIGH current: The current flowing into an input when a specified HIGH level voltage is applied to that input.
l _{IL}	Input LOW current: The current flowing out of an input when a specified LOW level voltage is applied to that input.
l _{ОН}	Output HIGH current: The leakage current flowing into a turned off open collector output with a specified HIGH output voltage applied. For devices with a pull-up circuit, the IOH is the current flowing out of an output which is in the HIGH state.
I _{OL}	Output LOW current: The current flowing into an output which is in the LOW state.
los	Output short-circuit current: The current flowing out of an output which is in the HIGH state when that output is short-circuit to ground.
l _{OZH}	Output off current HIGH: The current flowing into a disabled 3-state output with a specified HIGH output voltage applied.
l _{OZL}	Output off current LOW: The current flowing out of a disabled 3-state output with a specified LOW output voltage applied.

January 1986 4-9

TL User's Guide

AC SWITCHING PARAMETERS AND DEFINITIONS

fmax	The maximum clock frequency: The maximum input frequency at a clock input for predictable performance. Above this frequency the device may cease to function.	t _h	Hold time: The interval active transition of the clock pulse) or following input to its latching leve	
t _{РLН}	Propagation delay time: The time between the specified reference points on the input and output waveforms with the output changing from the defined LOW level to the defined HIGH level.		data to be recognized input to ensure its continuous to the indicates that be released prior to the indicates and still the indicates and	
[†] PHL	Propagation delay time: The time between the specified reference points on the input and output waveforms with the output changing from the defined HIGH level to the defined LOW level.	t _s	timing pulse and still I Set-up time: The inte the active transition of clock pulse) or prece control input to its le interval the data to maintained at the input negative set-up time in- level may be initiated transition of the timing	
t _{PHZ}	Output disable time from HIGH level of a 3-state output: The delay time between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the HIGH level to a high impedance "off" state.			
t _{PLZ}	Output disable time from LOW level of 3-state output: The delay time between the specified reference points on the input and output voltage waveforms with the 3-state output changing from	t _w	Pulse width: The time reference points on the a pulse.	
	the LOW level to a high impedance "off" state.	t _{rec}	Recovery time: The t	
^t PZH	Output enable time to a HIGH level of a 3-state output: The delay time between the specified reference points on the input and output voltage waveforms with the 3-state output changing from a high impedance "off" state to the HIGH level.		point on the trailing ed control pulse and the activating edge of a sysuch that the dev synchronous input.	
t _{PZL}	Output enable time to a LOW level of a 3-state output: The delay time between the specified reference points on the input and output voltage waveforms with the 3-state output changing from a	tт∟н	Transition time: LOW two specified reference normally 10% and 90 from LOW to HIGH.	
	high impedance "off" state to the LOW level.	t _{THL}	Transition time: LOW two specified reference normally 90% and 10	

t _n	Hold time: The interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its continued recognition. A negative hold time indicates that the correct logic level may be released prior to the active transition of the timing pulse and still be recognized.
ts	Set-up time: The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its recognition. A negative set-up time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.
t _w	Pulse width: The times between the specified reference points on the leading and trailing edges of a pulse.
t _{rec}	Recovery time: The time between the reference point on the trailing edge of an asynchronous input control pulse and the reference point on the activating edge of a synchronous (clock) pulse input such that the device will respond to the synchronous input.
t _{TLH}	Transition time: LOW to HIGH, the time between two specified reference points on a waveform, normally 10% and 90% points, that is changing from LOW to HIGH.
t _{THL}	Transition time: LOW to HIGH, the time between two specified reference points on a waveform, normally 90% and 10% points, that is changing from LOW to HIGH.
t _r , t _f	Clock input rise and fall times: 10% to 90% value.

Section 5 74 Series Data Sheets

Logic Products

Ę

7400, LS00, S00 Gates

Quad Two-Input NAND Gate Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7400	9ns	8mA
74LS00	9.5ns	1.6mA
74S00	3ns	15mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7400N, N74LS00N, N74S00N
Plastic SO	N74LS00D, N74S00D

NOT

OUTPUT

Н

Н

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS DESCRIPTION		74	748	74LS
A, B	Inputs	1ul	1Sul	1LSul
Y	Output	10ul	10Sul	10LSul

NOT

Where a 74 unit load (ul) is understood to be 40 μ A l_{IH} and -1.6mA l_{IL} , a 74S unit load (Sul) is 50 μ A l_{IH} and -2.0mA l_{IL} , and 74LS unit load (LSul) is 20 μ A l_{IH} and -0.4mA l_{IL} .

H H

A

FUNCTION TABLE


INPUTS

В


L

H = HIGH voltage level L = LOW voltage level


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



December 4, 1985

Gates

7400, LS00, S00


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	٧
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

			74		74LS			748			
	PARAMETER	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
VIH	HIGH-level input voltage	2.0			2.0			2.0			٧
V _{IL}	LOW-level input voltage			+ 0.8			+0.8			+ 0.8	٧
lık	Input clamp current			-12			-18			-18	mA
Іон	HIGH-level output current			-400			-400			-1000	μА
loL	LOW-level output current			16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





 $V_{\rm M}$ = 1.3V for 74LS; $V_{\rm M}$ = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.
 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS									
FAMILT	Amplitude	Rep. Rate	Pulse Width	tTLH	tTHL					
74	3.0V	1MHz	500ns	7ns	7ns					
74LS	3.0V	1MHz	500ns	15ns	6ns					
7 4 S	3.0V	1MHz	500ns	2.5ns	2.5ns					

Gates 7400, LS00, S00


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1		7400			74LS00			UNIT		
PARAMETER		TEST CONDITIONS1		Min	Typ ²	Max	Min	Typ ²	Max	Min		Typ ²	Max
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{II} V _{IL} = MAX, I _{OH} = MAX	H = MIN,	2.4	3.4		2.7	3.4		2.7	3.4		٧
	LOW-level	V _{CC} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5			0.5	٧
V _{OL}	output voltage	V _{IH} = MIN	I _{OL} = 4mA (74LS)					0.25	0.4				٧
V _{IK}	input clamp voltage	V _{CC} = MIN, I _I =	= I _{IK}			-1.5			-1.5			-1.2	٧
	Input current at		V _I = 5.5V			1.0						1.0	mA
l _i ·	maximum input voltage	V _{CC} = MAX	V ₁ = 7.0V						0.1				mA
	HIGH-level input	V - 144V	V _l = 2.4V			40							μΑ
ļн	current	V _{CC} = MAX	V ₁ = 2.7V						20			50	μΑ
1	LOW-level input	V _{CC} = MAX	V _I = 0.4V			-1.6			-0.4				mA
I _{IL}	current	ACC - MIVY	V ₁ = 0.5V								-	-2.0	mĄ
los	Short-circuit output current ³	V _{CC} = MAX		-18		-55	-20		-100	-40		-100	mA
	Supply current	V - MAY	I _{CCH} Outputs HIGH		4	8		0.8	1.6		10	16	mA
loc	(total)	V _{CC} = MAX	I _{CCL} Outputs		12	22		2.4	4.4		20	36	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			7	4	74	ILS	7	48	
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	, R _L = 2k Ω	C _L = 15pF,	$R_L = 280\Omega$	UNIT
			Min	Max	Min	Max	Min	Max	
t _{PLH}	Propagation delay	Waveform 1		22 15		15 15		4.5 5.0	ns

74LS01 Gate

Quad Two-Input NAND Gate (Open Collector) Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS01	16ns	1.6mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74LS01N
Plastic SO	N74LS01D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
A, B	Inputs	1LSul
Y	Output	10LSul

NOTE


Where a 74LS unit load (LSul) is 20 µA IIH and -0.4mA IIL.

FUNCTION TABLE


INP	JTS	OUTPUT
A	В	Y
L	L	н
L	н	н
н	L	Н
Н	Н	L

H = HIGH voltage level L = LOW voltage level


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



74LS01

Gate


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
In	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	v , , , ,
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

			74LS		
PARAMETER	PARAMETER	Min	Nom	Max	UNIT
V _{CC} Supply voltage		4.75	5.0	5.25	ν. ν
V _{IH} HIGH-level input voltage		2.0			٧
V _{IL} LOW-level input voltage				+0.8	ν
I _{IK} Input clamp current				-18	mA
V _{OH} HIGH-level output voltage				5.5	V
I _{OL} LOW-level output current				8	mA
T _A Operating free-air temperature		0		70	°C

TEST CIRCUITS AND WAVEFORMS





Test Circuit For 74 Open Collector

Outputs

DEFINITIONS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.

CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 t_{TLH} , t_{THL} Values should be less than or equal to the table entries.

 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

Gate 74LS01


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER	TEST CO	Min	Typ ²	Max	UNIT	
Юн	HIGH-level output current	V _{CC} = MIN V _{OH}			100	μΑ	
	LOW-level	\/ A451 \/ A451	I _{OL} = MAX		0.35	0.5	٧
V _{OL}	output voltage	$V_{CC} = MIN, V_{IH} = MIN$	I _{OL} = 4mA		0.25	0.4	٧
VIK	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}	V _{CC} = MIN, I _I = I _{IK}				٧
l _l	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$				0.1	mA
Ін	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$				20	μΑ
IIL	LOW-level input current	$V_{CC} = MAX, V_1 = 0.4V$			-0.4	mA	
			I _{CCH} Outputs HIGH		0.8	1.6	mA
loc	Supply current (total)	V _{CC} = MAX	I _{CCL} Outputs LOW		2.4	4.4	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			74		
	PARAMETER	TEST CONDITIONS $C_L = 15pF$, $R_L = 2kC$, R _L = 2k Ω	UNIT
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1		32 28	ns

7402, LS02, S02 Gates

Quad Two-Input NOR Gate Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7402	10ns	11mA
74LS02	10ns	2.2mA
74S02	3.5ns	22mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N7402N, N74LS02N, N74S02N
Plastic SO	N74LS02D, N74S02D

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	PINS DESCRIPTION		DESCRIPTION 74		748	74LS
A, B	Inputs	1ul	1Sul	1LSul		
Υ	Output	10ul	10Sul	10LSul		


Where a 74 unit load (ul) is understood to be 40 μ A I $_{IH}$ and –1.6mA I $_{IL}$, a 74S unit load (SuI) is 50 μ A I $_{IH}$ and -2.0mA IIL, and 74LS unit load (LSuI) is 20 μ A IIH and -0.4mA IIL.

FUNCTION TABLE


INP	INPUTS			
A	В	Y		
L	L	н		
L	н	L		
н	L	L		
н	н	L		

H = HIGH voltage level L = LOW voltage level


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Gates

7402, LS02, S02


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	74LS	748	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	٧
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	V v
In	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER		74			74LS		745				
		Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			2.0			V
V _{IL}	LOW-level input voltage			+0.8			+0.8			+0.8	V
lıĸ	Input clamp current			-12			-18			-18	mA
Юн	HIGH-level output current			-400			-400			-1000	μΑ
l _{OL}	LOW-level output current			16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

$$\begin{split} R_L = Load \ resistor \ to \ V_{CC}; \ see \ AC \ CHARACTERISTICS \ for \ value. \\ C_L = Load \ capacitance \ includes \ jig \ and \ probe \ capacitance; \\ see \ AC \ CHARACTERISTICS \ for \ value. \end{split}$$

 $R_{T} = Termination$ resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definitions

- A 1411 V	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	tTHL				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

Gates

7402, LS02, S02


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST CONDITIONS ¹		7402		74LS02		74502					
				Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IL} = MAX, I _{OH} = MAX		2.4	3.4		2.7	3.4		2.7	3.4		٧
Vol	LOW-level	V _{CC} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5			0.5	٧
VOL	output voltage	V _{IH} = MIN	I _{OL} = 4mA					0.25	0.4				٧
VIK	Input clamp voltage	V _{CC} = MIN, I ₁	= l _{IK}			-1.5			-1.5			-1.2	٧
	Input current at		V _I = 5.5V			1.0						1.0	mA
I _I maximum input voltage	V _{CC} = MAX	V ₁ = 7.0V						0.1				mA	
	, HIGH-level input		V _I = 2.4V			40							μА
ін	current	V _{CC} = MAX	V ₁ = 2.7V						20			50	μΑ
	LOW-level input	V MAY	V ₁ = 0.4V			-1.6			-0.4				mA
կլ	current	V _{CC} = MAX	V ₁ = 0.5V									-2.0	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-55	-20		-100	-40		-100	mA
Supply current (total)	Supply current	ply current	I _{CCH} Outputs		8	16		1.6	3.2		17	29	mA
				14	27		2.8	5.4		26	45	mA	

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74		74LS		748		
	PARAMETER	TEST CONDITIONS	C _L = 15p/F,	$R_L = 400\Omega$	C _L = 15pF	, $R_L = 2k\Omega$	C _L = 15pF,	$R_L = 280\Omega$	UNIT
			Min	Max	Min	Max	Min	Max	
t _{PLH}	Propagation delay	Waveform 1		22 15		15 15		5.5 5.5	ns

7403, S03 Gates

Quad Two-Input NAND Gate (Open Collector)

Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7403	35ns (t _{PLH}) 8ns (t _{PHL})	8mA
74S03	5ns (t _{PLH}) 4.5ns (t _{PHL})	13mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C			
Plastic DIP	N7403N, N74S03N			
Plastic SO	N74S03D			

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	7 4 S
A, B	Inputs	1ul	1Sul
Y	Output	10ul	10Sul

NOTE:


Where a 74 unit load (uI) is understood to be $40\mu A$ I_{IH} and -1.6mA I_{IL} , a 74S unit load (SuI) is $50\mu A$ I_{IH} and -2.0mA I_{IL} .

FUNCTION TABLE


INP	OUTPUT	
A	В	Y
L	L	Н
L	Н	Н
н	L	Н
н	н	L

H = HIGH voltage level L = LOW voltage level


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



7403, S03

Gates


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	748	UNIT
V _{CC}	Supply voltage	7.0	7.0	٧
VIN	Input voltage	-0.5 to +5.5	-0.5 to +5.5	V
IIN	Input current	-30 to +5	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V V
TA	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER	74						
	FANAMEIEN		Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+ 0.8			+0.8	٧
l _{IK}	Input clamp current			-12			-18	mA
V _{OH}	HIGH-level output voltage			5.5			5.5	٧
loL	LOW-level output current			16			20	mA
TA	Operating free-air temperature	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Open-Collector Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 $R_{T} = Termination$ resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mathsf{TLH}},\; t_{\mathsf{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definitions

FAMILY	INPUT PULSE REQUIREMENTS									
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}					
74	3.0V	1MHz	500ns	7ns	7ns					
74LS	3.0V	1MHz	500ns	15ns	6ns					
74S	3.0V	1MHz	500ns	2.5ns	2.5ns					

Gates 7403, S03


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1		7403			74803			
	PARAMETER	TEST CONDITIONS ¹		Min	Typ ²	Max	Min	Typ ²	Max	UNIT	
Іон	HIGH-level output current	$V_{CC} = MIN, V_{IL}$ $V_{OH} = 5.5V$	= MAX,				250			250	μΑ
VOL	LOW-level output voltage	V _{CC} = MIN, V _{II}	H = MIN,	I _{OL} = MAX		0.2	0.4			0.5	٧
VIK	Input clamp voltage	V _{CC} = MIN, I ₁ =	$V_{CC} = MIN, I_! = I_{IK}$				-1.5			-1.2	>
h	Input current at maximum input voltage	V _{CC} = MAX, V _I	V _{CC} = MAX, V _I = 5.5V				1.0			1.0	mA
	LUCLULA I I I I I I I I I I I I I I I I I I I	V 144V		V ₁ = 2.4V			40				μΑ
JIH.	HIGH-level input current	V _{CC} = MAX		V _I = 2.7V						50	μΑ
	1004/10-01 :	V - 144 V		V ₁ = 0.4V			-1.6				mA
I _{IL}	LOW-level input current V _{CC} = MAX			V _I = 0.5V						-2.0	mA
	Cumply ourrent (total)	V - MAY	Іссн	Outputs HIGH		4	8		6	13.2	mA
'cc	Icc Supply current (total) V _{CC} = MAX	Iccl	Outputs LOW		12	22		20	36	mA	

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER TEST CONDITIONS	7	4	74	4S		
	TEST CONDITIONS	C _L =	15pF, 400Ω	C _L = R _L =	15pF, 280Ω	UNIT
		Min	Max	Min	Max	
t _{PLH} Propagation delay	For 7403 only, $R_L = 4k\Omega$ for t_{PLH} . Waveform 1		45 15		7.5 7.0	ns

7404, LS04, S04 Inverters

Hex Inverter
Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7404	10ns	12mA
74LS04	9.5ns	2.4mA
74804	3ns	22mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N7404N, N74LS04N, N74S04N
Plastic SO	N74LS04D, N74S04D

NOT

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

FUNCTION TABLE

INPUT	OUTPUT
A	Y
L	Н
н	L '

H = HIGH voltage level
L = LOW voltage level


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	PINS DESCRIPTION		74S	74LS
Α	Input	1ul	1Sul	1LSul
Y	Output	10ul	10Sul	10LSul


NOTE


Where a 74 unit load (ul) is understood to be $40\mu A~l_{lH}$ and $-1.6mA~l_{lL}$, a 74S unit load (Sul) is $50\mu A~l_{lH}$ and $-2.0mA~l_{lL}$, and 74LS unit load (LSul) is $20\mu A~l_{lH}$ and $-0.4mA~l_{lL}$.

PIN CONFIGURATION



LOGIC SYMBOL





Inverters

7404, LS04, S04


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	V
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	, , , , , V
IIN	Input current	-30 to +5	-30 to +1	-30 to +5	² ← mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	*
TA	Operating free-air temperature range		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74		74LS			748			UNIT
FARAMETER		Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	UNII
Vcc	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			2.0			٧
VIL	LOW-level input voltage			+0.8			+0.8			+0.8	٧
I _{IK}	Input clamp current			-12			-18			-18	mA
lон	HIGH-level output current			-400			-400			-1000	μΑ
loL	LOW-level output current			16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mathsf{TLH}},\,t_{\mathsf{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

F4441 V	IN	INPUT PULSE REQUIREMENTS										
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}							
74	3.0V	1MHz	500ns	7ns	7ns							
74LS	3.0V	1MHz	500ns	15ns	6ns							
74S	3.0V	1MHz	500ns	2.5ns	2.5ns							

Inverters 7404, LS04, S04


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

_	ADAMETED		1		7404			74LS04	l l	74804			UNIT
PARAMETER		TEST CONDITIONS1		Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IL} I _{OH} = MAX	C = MIN, V _{IL} = MAX,		3.4		2.7	3.4		2.7	3.4		٧
Vol	LOW-level	V _{CC} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5			0.5	٧
VOL	output voltage		I _{OL} = 4mA (74LS)					0.25	0.4				٧
V _{iK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5			-1.5			-1.2	٧
	Input current		V _i = 5.5V			1.0						1.0	mA
I ₁ at maximum V _{Ct} input voltage	V _{CC} = MAX	V _I = 7.0V						0.1				mA	
	HIGH-level	\(- MAY	V _I = 2.4V			40							μΑ
ΉΗ	input current	V _{CC} = MAX	V ₁ = 2.7V						20			50	μΑ
	LOW-level	V _{CC} = MAX	V ₁ = 0.4V			-1.6			-0.4				mA
i _{IL}	input current	VCC - MAX	V _i = 0.5V									-2.0	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-55	-20		-100	-40		-100	mA
	Supply current Vol		Outputs HIGH		6	12		1.2	2.4		15	24	mA
ICC			I _{CCL} Outputs		18	33		3.6	6.6		30	54	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
 3. los is tested with V_{OUT} = + 0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			7	' 4	74	LS	7		
PARAMETER		TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	$R_L = 2k\Omega$	C _L = 15pF,	$R_L = 280\Omega$	UNIT
			Min	Max	Min	Max	Min	Max	
t _{PLI}	Probagation delay	Waveform 1		22 15		15 15		4.5 5.0	ns

7405, LS05, S05 Inverters

Hex Inverter (Open Collector) Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)			
7405	40ns (t _{PLH}) 8ns (t _{PHL})	12mA			
74LS05	17ns (t _{PLH}) 15ns (t _{PHL})	2.4mA			
74805	5ns (t _{PLH}) 4.5ns (t _{PHL})	20mA			

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7405N, N74LS05N, N74S05N
Plastic SO	N74LS05D, N74S05D
Ceramic DIP	

NOTE

OUTPUT

Y

L

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

L H

FUNCTION TABLE

H = HIGH voltage level L = LOW voltage level


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	7 4S	74LS
Α	Input	1ul	1Sul	1LSul
Υ	Output	10ul	10Sul	10LSul


NOTE:


Where a 74 unit load (ul) is understood to be 40 μ A I $_{IH}$ and -1.6mA I $_{IL}$, a 74S unit load (SuI) is 50 μ A I $_{IH}$ and -2.0mA I $_{IL}$, and 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and -0.4mA I $_{IL}$.

PIN CONFIGURATION



LOGIC SYMBOL





Inverters

7405, LS05, S05


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	74LS	745	UNIT		
V _{CC}	Supply voltage	7.0	7.0	7.0	٧		
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	٧		
1 _{IN}	Input current	-30 to +5	-30 to +1	-30 to +5	mA		
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧		
T _A	Operating free-air temperature range		0 to 70				

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74			74LS			745		
			Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{iH}	HIGH-level input voltage	2.0			2.0			2.0			٧
VIL	LOW-level input voltage			+0.8			+0.8			+0.8	٧
ŀικ	Input clamp current			-12			-18			-18	mA
V _{OH}	HIGH-level output voltage			5.5			5.5			5.5	٧
loL	LOW-level output current			16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Open Collector Outputs

DEFINITIONS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = Termination$ resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

t_{TLH}, t_{THL} Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS										
ramit.	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	tTHL						
74	3.0V	1MHz	500ns	7ns	7ns						
74LS	3.0V	1MHz	500ns	15ns	6ns						
74S	3.0V	1MHz	500ns	2.5ns	2.5ns						

Inverters


7405, LS05, S05

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					7405			74LS05			74805		
•	PARAMETER	TEST CONDITIONS		Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
Юн	HIGH-level output current	V _{CC} = MIN, V _{IL} = MAX, V _{OH} = 5.5V				250			100			250	μΑ
	LOW-level	V _{CC} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5			0.5	٧
V _{OL}	output voltage	V _{IH} = MIN	I _O = 4mA (74LS)					0.25	0.4	**,			v
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5			-1.5			-1.2	>
	Input current	.,	V _i = 5.5V			1.0						1.0	mA
11	at maximum input voltage	V _{CC} = MAX	V _I = 7.0V						0.1				mA
	HIGH-level	V - MAY	V _I = 2.4V			40							μА
IH	input current	V _{CC} = MAX	V _I = 2.7V						20			50	μΑ
	LOW-level	V _{CC} = MAX	V ₁ = 0.4V			-1.6			-0.4				mA
l _{IL}	input current	VCC - MAA	V _I = 0.5V									-2.0	mA
	Supply current	V _{CC} = MAX	Outputs		6	12		1.2	2.4		9	19.8	mA
loc	(total)	VCC = MAX	I _{CCL} Outputs		18	33		3.6	6.6		30	54	mA

NOTES:

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			7	' 4	74	LS	7-	48	
PARAMETER		TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	$R_L = 2k\Omega$	$C_L = 15 pF, R_L = 280 \Omega$		UNIT
-			Min	Max	Min	Max	Min	Max	
t _{PLH}	Propagation delay	For 7405 only, $R_L = 4k\Omega$ for t_{PLH} Waveform 1		55 15		32 28		7.5 7.0	ns

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at V_{CC} = 5V, T_A = 25°C.

5

Signetics

Logic Products

7406, 07 Inverter/Buffer/Drivers

'06 Hex Inverter Buffer/Driver (Open Collector)
'07 Hex Buffer/Driver (Open Collector)
Product Specification

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)		
7406	10ns (t _{PLH}) 15ns (t _{PHL})	31mA		
7407	6ns (t _{PLH}) 20ns (t _{PHL})	25mA		

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7406N, N7407N
Plastic SO	N7406D, N7407D

NOTE:

'07

OUTPUT

Y

Н

L

INPUT

Н

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74		
Α	Input	1ul		
Υ	Output	10ul		

NOTE

Where a 74 unit load (ul) is understood to be $40\mu A\ I_{IH}$ and $-1.6mA\ I_{IL}$.

PIN CONFIGURATION

FUNCTION TABLE

OUTPUT


L

INPUT


A


Н

H = HIGH voltage level L = LOW voltage level



LOGIC SYMBOL






ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
IIN	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +30	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETER		74			
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	٧	
V _{IH}	HIGH-level input voltage	2.0			٧	
V _{IL}	LOW-level input voltage			+ 0.8	٧	
lıĸ	Input clamp current			-12	mA	
V _{OH}	HIGH-level output voltage			30	٧	
loL	LOW-level output current			40	mA	
TA	Operating free-air temperature	0		70	°C	

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Open Collectors Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mathsf{TLH}},\ t_{\mathsf{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS									
PAMILT	Amplitude	Rep. Rate	Pulse Width	tTLH	tTHL					
74	3.0V	1MHz	500ns	7ns	7ns					
74LS	3.0V	1MHz	500ns	15ns	6ns					
74S	3.0V	1MHz	500ns	2.5ns	2.5ns					

Inverter/Buffer/Drivers

7406, 07

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)


PARAMETER			TEST CONDITIONS ¹						
						Min	Typ ²	Max	UNIT
Юн	HIGH-level output current	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX,$ $V_{OH} = 30V$						250	μΑ
					16mA			0.4	V
V_{OL}	LOW-level output voltage	V _{CC} = MIN, V	IN, V _{IH} = MIN, = MAX	I _{OL} =	30mA			0.7	٧
			I _{OL} = 40mA					0.7	٧
Vik	Input clamp voltage					-1.5	٧		
l _i	Input current at maximum input voltage		V _{CC} = MAX, \	/ _i = 5.5V				1.0	mA
Iн	HIGH-level input current		V _{CC} = MAX, \	/ _I = 2.4V				40	μΑ
l _{IL}	LOW-level input current		V _{CC} = MAX, \	/ _i = 0.4V				-1.6	mA
			I _{CCH} Outp	outs HIGH	100		30	48	mA
	Supply surrent (tetal)	\\\\ - MAY	I _{CCL} Outp	outs LOW	'06		32	51	mA
Icc	Supply current (total)	V _{CC} = MAX	I _{CCH} Outp	outs HIGH	'07		29	41	mA
			I _{CCL} Outp	outs LOW	'07		21	30	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

AC WAVEFORMS



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER		TEST CONDITIONS		R _L = 110Ω	74 C _L = 15pF,	UNIT	
			Min	Max	Min	Max	
t _{PLH}	Propagation delay	Waveform 1, '06 Waveform 2, '07		15 23		10 30	ns

7408, LS08, S08 Gates

Quad Two-Input AND Gate Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7408	15ns	16mA
74LS08	9ns	3.4mA
74S08	5ns	25mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7408N, N74LS08N, N74S08N
Plastic SO	N74LS08N, N74S08N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	745	74LS
A, B	Inputs	1ul	1Sul	1LSul
Y	Output	10ul	10Sul	10LSul

NOTE


Where a 74 unit load (ul) is understood to be 40 μ A I_{lH} and -1.6mA I_{lL} , a 74S unit load (Sul) is 50 μ A I_{lH} and -2.0mA I_{lL} , and 74LS unit load (LSul) is 20 μ A I_{lH} and -0.4mA I_{lL} .

FUNCTION TABLE


INP	JTS	OUTPUT
A	В	Y
L	L	L
L	Н	L
н	L	L
Н	н	н


H = HIGH voltage level
L = LOW voltage level

PIN CONFIGURATION



LOGIC SYMBOL





Gates 7408, LS08, S08


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	748	UNIT	
V _{CC}	Supply voltage	7.0	7.0	7.0	v	
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	٧ .	
I _{IN}	Input current	-30 to +5	-30 to +1	-30 to +5	mA	
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V	
T _A	Operating free-air temperature range		0 to 70			

RECOMMENDED OPERATING CONDITIONS

	PARAMETER -		74		74LS			745			
			Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	v
V _{IH}	HIGH-level input voltage	2.0			2.0			2.0			٧
VIL	LOW-level input voltage			+0.8			+ 0.8			+ 0.8	>
lık	Input clamp current			-12			-18			-18	mA
Іон	HIGH-level output current			-800			-400			-1000	μΑ
loL	LOW-level output current			16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS



$V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families. Input Pulse Definition

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT}

of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mbox{\scriptsize TLH}},\,t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

FARMIN	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

7408, LS08, S08


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST CONDITIONS ¹		7408		74LS08		74S08					
				Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage		V _{IH} = MIN, = MAX	2.4	3.4		2.7	3.4		2.7	3.4		٧
	LOW/ lovel	V MIN	I _{OL} = MAX		0.2	0.4		0.35	0.5			0.5	٧
V _{OL}	V_{OL} LOW-level $V_{CC} = MIN$, $V_{IL} = MAX$	I _{OL} = 4mA (74LS)					0.25	0.4				٧	
V _{IK}	Input clamp voltage	V _{CC} = M	IN, I _I = I _{IK}			-1.5			-1.5			-1.2	٧
	Input current	.,,	V _I = 5.5V			1.0						1.0	mA
lį	at maximum input voltage	V _{CC} = MAX	V ₁ = 7.0V						0.1				mA
	HIGH-level	V - MAY	V ₁ = 2.4V			40							μΑ
Ιн	input current	V _{CC} = MAX	V _I = 2.7V						20			50	μА
1	LOW-level	V _{CC} = MAX	V ₁ = 0.4V			-1.6			-0.4				mA
IL	input current	VCC - IVIAX	$V_1 = 0.5V$									~2.0	mA
los	Short-circuit output current ³	V _{CC} =	= MAX	-18		-55	-20		-100	-40		-100	mA
1	Supply current	V _ MAY	I _{CCH} Outputs HIGH		11	21		2.4	4.8		18	32	mA
lcc	(total)	V _{CC} = MAX	Outputs LOW		20	33		4.4	8.8		32	57	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

			7	74		74LS		74S	
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	, $R_L = 2k\Omega$	C _L = 15pF,	$R_L = 280\Omega$	UNIT
			Min	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1		27 19		15 20		7.0 7.5	ns

5

Signetics

74LS09 Gates

Quad Two-Input AND Gate (Open Collector) Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS09	23ns	4.3

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74LS09N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

FUNCTION TABLE

INPL	OUTPUT	
A	В	Y
L	L	L
L	Н	L
Н	L	L
н	Н	н

H = HIGH voltage level L = LOW voltage level


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
A, B	Inputs	1LSul
Y	Output	10LSul


NOT

Where 74LS unit load (LSuI) is $20\,\mu\text{A}\ I_{IH}$ and -0.4mA $I_{IL}.$


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



December 4, 1985 5-27 853-0451 81501

74LS09


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74LS	UNIT
Vcc	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
liN	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	· v
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	040445770			74LS			
	PARAMETER	Min	Nom	Max	UNIT		
V _{CC}	Supply voltage	4.75	5.0	5.25	٧		
V _{IH}	HIGH-level input voltage	2.0			٧		
VIL	LOW-level input voltage			+0.8	٧		
lık	Input clamp current			-18	mA		
V _{OH}	HIGH-level output voltage			5.5	٧		
loL	LOW-level output current			8	mA		
TA	Operating free-air temperature	0		70	°C		

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Open Collector Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC_i} see AC CHARACTERISTICS for value C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH.}} \ t_{\text{THL}} \ \text{Values}$ should be less than or equal to the table entries.

Input Pulse Definition

F 4 4411 V	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

Gates 74LS09


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		· · · · · · · · · · · · · · · · · · ·		74LS09			
	PARAMETER	TEST C	TEST CONDITIONS ¹		Typ ²	Max	UNIT
Іон	HIGH-level output current	V _{CC} = MIN, V _{IL} = MA	AX, V _{IH} = MIN, V _{OH} = MAX			250	μΑ
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IL} = MAX, I _{OL} = 4mA			0.25	0.4	٧
Vik	Input clamp voltage	V _{CC} = MIN, I _I = 18mA				-1.5	V
, lj	Input current at maximum input voltage	V _{CC} = N	MAX, $V_1 = 7.0V$			0.1	mA
Iн	HIGH-level input current	V _{CC} = N	$MAX, V_1 = 2.7V$			20	μΑ
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_1 = 0.4V$				-0.4	mA
,	C		I _{CCH} Outputs HIGH		2.4	4.8	mA
lcc	Supply current (total)	V _{CC} = MAX	I _{CCL} Outputs LOW	1	4.4	8.8	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS TA = 25°C, V_{CC} = 5.0V

PARAMETER		TEST CONDITIONS	7- C _L = 15pF	UNIT	
			Min	Max	
t _{PLH}	Propagation delay	Waveform 1		35 35	ns

Logic Products

FUNCTION TABLE

C

L

Н

н

INPUTS

1

н

H H

H = HIGH voltage level L = LOW voltage level

A

L

L

L

L

н

н

н

7410, 7411, LS10, LS11, S10, S11 Gates

Triple Three-Input NAND ('10), AND ('11) Gates Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7410	9ns	6mA
74LS10	10ns	1.2mA
74S10	3ns	12mA
7411	10ns	11mA
74LS11	9ns	2.6mA
74S11	5ns	19mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP '10	N7410N, N74LS10N, N74S10N
'11	N7411N, N74LS11N, N74S11N
Plastic SO '10	N74LS10D, N74S10D
Plastic SO '11	N74LS11D, N74S11D

NOTE

OUTPUTS

Y('11)

L

L

L

L

Y('10)

Н

Н

Н

н

н

н

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74S	74LS
A-C	Inputs	1ul	1Sul	1LSul
Y	Output	10ul	10Sul	10LSul


NOTE:


Where a 74 unit load (ul) is understood to be $40\mu A\ l_{lH}$ and $-1.6mA\ l_{lL}$, a 74S unit load (Sul) is $50\mu A\ l_{lH}$ and $-2.0mA\ l_{lL}$, and 74LS unit load (LSul) is $20\mu A\ l_{lH}$ and $-0.4mA\ l_{lL}$.

PIN CONFIGURATION



LOGIC SYMBOL





7410, 7411, LS10, LS11, S10, S11

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperatures unless otherwise noted.)

	PARAMETER	74	74LS	748	ŲNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	−0.5 to +5.5	-0.5 to +5.5	V
IIN	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	The second secon	0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER			74			74LS			745		116117
			Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT
V_{CC}	Supply voltage	Com'l	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
VIH	HIGH-level input voltage		2.0			2.0			2.0			٧
VIL	LOW-level input voltage	Com'l			+0.8			+0.8			+0.8	٧
l _{IK}	Input clamp current				-12			-18			-18	mA
		'10			-400			-400			-1000	μΑ
ЮН	I _{OH} HIGH-level output current				-800			-400			-1000	μΑ
loL	LOW-level output current	Com'l			16			8			20	mA
TA	Operating free-air temperature	Com'l	0		70	0		70	0		70	°C

7410, 7411, LS10, LS11, S10, S11


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				_1		7410, 1	1	74	ILS10,	11	74S10, 11			UNIT
P	ARAMETER	TEST CONDITIONS1		Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNII	
V _{OH}	HIGH-level output voltage		IIN, V _{IL} = M IIN, I _{OH} = M		2.4	3.4		2.7	3.4		2.7	3.4		>
VOL	LOW-level	V _{CC} = MIN,	loL	= MAX		0.2	0.4		0.35	0.5			0.5	٧
VOL	output voltage	V _{IH} = MIN	I _{OL} = 4r	nA (74LS					0.25	0.4				٧
V _{IK}	Input clamp voltage	V _{CC} =	= MIN, I _I = I _I	K			-1.5			-1.5			-1.2	V
	Input current	V - 144V	V _i =	5.5V			1.0						1.0	mA
11	at maximum input voltage	V _{CC} = MAX	V ₁ =	7.0V						0.1				mA
lin	HIGH-level	V _{CC} = MAX	V ₁ =	2.4V			40							μА
чн	input current	ACC - MIVY	V _I =	2.7V						20			50	μΑ
IIL	LOW-level	V _{CC} = MAX	V ₁ =	0.4V			-1.6			-0.4				mA
""	input current	100 11700	V ₁ =	0.5V									-2.0	mA
los	Short-circuit output current ³	V	CC = MAX		-18		-55	-20		-100	-40		-100	mA
			Outpu I _{CCH} HIGH			3	6		0.6	1.2		7.5	12	mA
	Supply current	V _{CC} = MAX	I _{CCL} Outpu	ite		9	16.5		1.8	3.3		15	27	mA
lcc	(total)		I _{CCH} Outpu			6	12		1.8	3.6		13.5	24	mA
			I _{CCL} Outpu			15	20		3.3	6.6		24	42	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORMS





7410, 7411, LS10, LS11, S10, S11

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			7	4	74	iLS	7	4 S	
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	, $R_L = 2k\Omega$	C _L = 15pF,	R _L = 280Ω	UNIT
			Min	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1, '10		22 15		15 15		4.5 5.0	ns
t _{PLH} t _{PHL}	Propagation delay	Waveform 2, '11		27 19		15 20		7.0 7.5	ns

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH.}} \ t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definitions

FAMILY	INPUT PULSE REQUIREMENTS									
PAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}					
74	3.0V	1MHz	500ns	7ns	7ns					
74LS	3.0V	1MHz	500ns	15ns	6ns					
74S	3.0V	1MHz	500ns	2.5ns	2.5ns					

7413, LS13 Gates

Dual 4-Input NAND Schmitt Trigger Product Specification

Logic Products

DESCRIPTION

The '13 contains two 4-input NAND gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have greater noise margin than conventional NAND gates.

Each circuit contains a 4-input Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem-pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input threshold (typically 800mV) is determined by resistor ratios and is essentially insensitive to temperature and supply voltage variations. As long as three inputs remain at a more positive voltage than Vt+ MAX, the gate will respond in the transitions of the other input as shown in Waveform 1.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7413	17ns	17mA
74LS13	17ns	3.5mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7413N, N74LS13N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
All	Inputs	1ul	1LSul
Υ	Output	10ul	10LSul


NOTE:


Where a 74 unit load (uI) is understood to be $40\mu A~l_{IH}$ and -1.6mA l_{IL} , and 74LS unit load (LSuI) is $20\mu A~l_{IH}$ and -0.4mA l_{IL} .

PIN CONFIGURATION



LOGIC SYMBOL





Gates 7413, LS13


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
IIN	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER CC Supply voltage		74			74LS		
	PAHAMETEH	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
lik	Input clamp current			-12			-18	mA
Юн	HIGH-level output current			-800			-400	μΑ
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS



Test Circuit For 74 Totem-Pole Outputs

Input Pulse Definitions

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\mbox{R}_{\mbox{\scriptsize T}} = \mbox{Termination resistance should be equal to Z_{OUT}}$ of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.

FAMILY	IN	PUT PULSE	REQUIREME	NTS	
PAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
748	3.0V	1MHz	500ns	2.5ns	2.5ns

7413, LS13

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	3			1		7413			74LS13		
	PARAMETER	TEST	COND	ITIONS ¹	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{T+}	Positive-going threshold	\	/ _{CC} = 5	.0V	1.5	1.7	2.0	1.4	1.6	1.9	٧
V _{T-}	Negative-going threshold	\	/ _{CC} = 5	.0V	0.6	0.9	1.1	0.5	0.8	1.0	٧
ΔV_T	Hysteresis (V _{T+} - V _{T-})	\	/ _{CC} = 5	.0V	0.4	0.8		0.4	0.8		٧
V _{OH}	HIGH-level output voltage		IIN, V _I	= V _{T-MIN} , AX	2.4	3.4		2.7	3.4		٧
.,	1000	V _{CC} = MIN,		I _{OL} = MAX		0.2	0.4		0.35	0.5	٧
VOL	LOW-level output voltage	VI = VT+ MAX	loL :	= 4mA (74LS)					0.25	0.4	٧
V _{IK}	Input clamp voltage	Vcc	= MIN,	I _I = I _{IK}			-1.5			-1.5	٧
I _{T+}	Input current at positive- going threshold	V _{CC} =	$V_{CC} = 5.0V, V_1 = V_{T+}$			-0.65			-0.14		mA
I _T _	Input current at negative- going threshold	V _{CC} =	5.0V,	V _I = V _{T-}		-0.85			-0.18		mA
,	Input current at maximum	V - 444V		V _I = 5.5V			1.0				mA
l _l	input voltage	VCC = MAX		V _I = 7.0V						0.1	mA
	1110111	V 144V		V _I = 2.4V			40				μА
hH.	HIGH-level input current	V _{CC} = MAX		V _I = 2.7V						20	μА
1 _{IL}	LOW-level input current	V _{CC} =	MAX, \	V _I = 0.4V			-1.6			-0.4	mA
los	Short-circuit output current ³		CC = M	IAX	-18		-55	-20		-100	mA
	Sumply surrent (total)	V - MAY	Іссн	Outputs HIGH		14	23		2.9	6	mA
lcc	Supply current (total)	V _{CC} = MAX	$V_{CC} = 5.0V, \ V_{I} = V_{T}$ $= MAX $	Outputs LOW		20	32		4.1	7	mA
NATES.											

NOTES:


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

FUNCTION TABLE

	INP	OUTPUT		
A	В	С	D	Υ .
L	Х	Х	Х	н
X	L	X	X	н
X	X	L	X	н
x	X	×	L	н
Н	Н	н	н	L

- H = HIGH voltage level
- L LOW voltage level
- X = Don't care

AC WAVEFORM




7413, LS13

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			7	4	74	LS	
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	, R _L = 2k Ω	UNIT
			Min	Max	Min	Max	
t _{PLH}	Propagation delay	Waveform 1		27 22		22 27	ns

TYPICAL PERFORMANCE CHARACTERISTICS



7414, LS14 Schmitt Triggers

Hex Inverter Schmitt Trigger Product Specification

Logic Products

DESCRIPTION

The '14 contains six logic inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have greater noise margin than conventional inverters.

Each circuit contains a Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem-pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transition, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7414	15ns	31mA
74LS14	15ns	10mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N7414N, N74LS14N
Plastic SO	N74LS14D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
Α	Inputs	1ul	1LSul
Y	Output	10ul	10LSul


NOT


Where a 74 unit load (ul) is understood to be $40\mu A~l_{1H}$ and $-1.6mA~l_{1L}$, and 74LS unit load (LSuI) is $20\mu A~l_{1H}$ and $-0.4mA~l_{1L}$.

PIN CONFIGURATION



LOGIC SYMBOL





5

Schmitt Triggers

7414, LS14


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	74LS	UNIT		
V _{CC}	Supply voltage	7.0	7.0	V		
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	٧		
IIN	Input current	-30 to +5	-30 to +1	mA		
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC} -0.5 to +V _{CC}		V		
TA	T _A Operating free-air temperature range		0 to 70			

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74		74LS			
	PAHAMETER	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
lik	Input clamp current			-12			-18	mA
Юн	HIGH-level output current			-800			-400	μΑ
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





 V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families. Input Pulse Definition

1MHz

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mbox{\scriptsize TLH}},~t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

F 4 4411 V	IN	PUT PULSE	REQUIREME	NTS	
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns

500ns

2.5ns | 2.5ns

74S

3.0V

Schmitt Triggers

7414, LS14

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				1		7414		74LS14			
	PARAMETER	TEST	CONDI	TIONS	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{T+}	Positive-going threshold	1	$t_{\rm CC} = 5.0$	ΟV	1.5	1.7	2.0	1.4	1.6	1.9	٧
V _{T-}	Negative-going threshold	1	$I_{CC} = 5.0$	DV	0.6	0.9	1.1	0.5	0.8	1.0	٧
ΔV_T	Hysteresis (V _{T+} - V _{T-})	\	V _{CC} = 5.0V			0.8		0.4	0.8		٧
V _{OH}	HIGH-level output voltage		$V_{CC} = MIN, V_I = V_{T-MIN},$ $I_{OH} = MAX$		2.4	3.4		2.7	3.4	1	٧
.,	1000	V _{CC} = MIN,	10	OL = MAX		0.2	0.4		0.35	0.5	٧
VOL	LOW-level output voltage	evel output voltage $V_1 = V_{T+MAX}$		4mA (74LS)					0.25	0.4	٧
VIK	Input clamp voltage	V _{CC}	$V_{CC} = MIN, I_I = I_{IK}$				-1.5			-1.5	٧
I _{T+}	Input current at positive- going threshold	V _{CC} =	$V_{CC} = 5.0V$, $V_{I} = V_{T+}$			-0.43			-0.14		mA
I _T _	Input current at negative- going threshold	V _{CC} =	$V_{CC} = 5.0V, V_1 = V_{T-}$			-0.56			-0.18		mA
	Input current at maximum		١ ١	/ _I = 5.5V			1.0				mA
l ₁	input voltage	V _{CC} = MAX	1	V ₁ = 7.0V	1					0.1	mA
			١	V _j = 2.4V			40				μΑ
I _{IH}	HIGH-level input current	V _{CC} = MAX	\ \ \	V _I = 2.7V						20	μΑ
IIL	LOW-level input current	V _{CC} =	MAX, V	1 = 0.4V			-1.2			-0.4	mA
los	Short-circuit output current ³		V _{CC} = MAX		-18		-55	-20		-100	mA
	0		Іссн	Outputs HIGH		22	36		8.6	16	mA
Icc	Supply current (total)	V _{CC} = MAX	Iccl	Outputs LOW		39	60		12	21	mA


NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

FUNCTION TABLE

INPUT	OUTPUT
A	Y
/ 0	1
1	0

AC WAVEFORM




Schmitt Triggers

7414, LS14

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER			74 74LS				
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	$R_L = 2k\Omega$	UNIT
			Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1		22 22		22 22	ns

TYPICAL PERFORMANCE CHARACTERISTICS



Logic Products

7416, 17 Inverter/Buffer/Drivers

'16 Hex Inverter Buffer/Driver (Open Collector)

'17 Hex Buffer/Driver (Open Collector)

Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7416	10ns (t _{PLH}) 15ns (t _{PHL})	31mA
7417	6ns (t _{PLH}) 20ns (t _{PHL})	25mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N7416N, N7417N
Plastic SO	N7417D

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
Α	Input	1ul
Υ	Output	10ul

NOTE:


A 74 unit load (ul) is understood to be 40μ A I_{IH} and -1.6mA I_{IL}.

FUNCTION TABLE


1.	16	'17		
INPUT	OUTPUT	INPUT	OUTPUT	
Α	Υ	Α	Y	
L	Н	L	L	
н	L	Н	Н	


H = HIGH voltage level

PIN CONFIGURATION



LOGIC SYMBOL





L = LOW voltage level

Inverter/Buffer/Drivers

7416, 17


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +5.5	V
IIN	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +15	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74			
			Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	٧	
V _{IH}	HIGH-level input voltage	2.0			٧	
V _{IL}	LOW-level input voltage			+0.8	٧	
lık	Input clamp current			-12	mA	
V _{OH}	HIGH-level output voltage			15	٧	
loL	LOW-level output current			40	mA	
TA	Operating free-air temperature	0		70	°C	

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Open Collector Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to $Z_{\rm OUT}$

of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mathsf{TLH}},\ t_{\mathsf{THL}}$ Values should be less than or equal to the table entries

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS							
FAMILT	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

Inverter/Buffer/Drivers

7416, 17


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				1			7416, 7417		UNIT
	PARAMETER		TEST CONDITIONS ¹			Min	Typ ²	Max	
Юн	HIGH-level output current	V _{CC} :		H = MIN, V _{IL} = MAX, H = 15V	!			250	μΑ
				l _{OL} = 16m/	A			0.4	٧
V_{OL}	LOW-level output voltage	$V_{CC} = MIN, V$ $V_{II} = M$		I _{OL} = 30m	A				
		AIT - MIVY		I _{OL} = 40mA				0.7	٧
VIK	Input clamp voltage		$V_{CC} = MIN, I_1 = I_{IK}$					-1.5	٧
l _l	Input current at maximum input voltage		V _{CC} = MAX, V _I = 5.5V					1.0	mA
l _{IH}	HIGH-level input current		V _{CC} = M	AX, V _I = 2.4V				40	μА
IIL	LOW-level inpout current		V _{CC} = M	AX, V _I = 0.4V				-1.6	mA
			Іссн	Outputs HIGH	140		30	48	mA
	0		I _{CCL} Oi	Outputs LOW	16	'16	32	51	mA
lcc	Supply current (total)	V _{CC} = MAX	Іссн	Outputs HIGH	'17		29	41	mA
			I _{CCL} Outputs LOW	Outputs LOW	7 1/		21	30	mA


NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

AC WAVEFORMS



 V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families. '16 Waveform 1. Waveform For Inverting Outputs.



AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

$\begin{array}{c c} & & & & 7416 \\ \hline PARAMETER & TEST CONDITIONS & C_L = 15pF, R_L = 110\Omega \end{array}$		7417					
1	PARAMETER	TEST CONDITIONS	C _L = 15pF	$R_L = 110\Omega$	$C_L = 15pF,$	$R_L = 110\Omega$	UNIT
			Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1, '16 Waveform 2, '17		15 23		10 30	ns

Logic Products

FUNCTION TABLE INPUTS

> Х Х

1 Х Х L Х

H = HIGH voltage level L = LOW voltage level X = Don't care

Α В С D

L Х Х Х

Х

Х Х Χ L

Н Н Н Н

7420, 7421, LS20, LS21, **S20** Gates

Dual Four-Input NAND ('20) AND ('21) Gate Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7420	10ns	8mA
74LS20	10ns	0.8mA
74S20	3ns	8mA
7421	12ns	8mA
74LS21	9ns	1.7mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N7420N, N74LS20N, N74S20N
'21	N7421N, N74LS21N
Plastic SO	N74LS20D, N74S20D, N74LS21D

OUTPUTS Y('20)

Н

Н

Н

Н

L

Y('21)

L

L

Н


For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74	7 4 S	74LS		
A – D	Inputs	1ul	1Sul	1LSul		
Y	Output	10ul	10Sul	10LSul		


Where a 74 unit load (ul) is understood to be $40\mu A~I_{IH}$ and $-1.6mA~I_{IL}$, a 74S unit load (SuI) is $50\mu A~I_{IH}$ and -2.0mA III, and 74LS unit load (LSul) is 20µA IIH and -0.4mA III.

PIN CONFIGURATION



LOGIC SYMBOL






ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	74LS	74S	UNIT
Vcc	Supply voltage	7.0	7.0	7.0	٧
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	٧
IIN	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range		°C		

RECOMMENDED OPERATING CONDITIONS

	PARAMETER -			74			74LS			745		
			Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage		4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	H HIGH-level input voltage		2.0			2.0			2.0			٧
VIL	LOW-level input voltage				+ 0.8			+ 0.8			+ 0.8	٧
lik	Input clamp current				-12			-18			-18	mA
	LIICU I aud autaut aurant	'20			-400			-400			-1000	μΑ
Юн	HIGH-level output current	'21			-800			-400			-1000	μΑ
loL	I _{OL} LOW-level output current				16			8			20	mA
TA	Operating free-air temperature		0		70	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 t_{TLH} , t_{THL} Values should be less than or equal to the table entries

Input Pulse Definition

=	INPUT PULSE REQUIREMENTS										
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}						
74	3.0V	1MHz	500ns	7ns	7ns						
74LS	3.0V	1MHz	500ns	15ns	6ns						
74S	3.0V	1MHz	500ns	2.5ns	2.5ns						

7420, 7421, LS20, LS21, S20


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST CONDITIONS ¹			7420, 21			74LS20, 21			74S20			
P	AHAMETEH	LEST COMPITIONS.		Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT	
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN, V_{IL} = MAX,$ $V_{IH} = MIN, I_{OH} = MAX$			2.4	3.4		2.7	3.4		2.7	3.4		V
Voi	V _{OL} LOW-level	V _{CC} = MIN, I _{OL} = MAX			0.2	0.4		0.35	0.5			0.5	٧	
· OL	output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = 4m	A (74LS)					0.25	0.4				V
VIK	Input clamp voltage	V _{CC} =	$V_{CC} = MIN, I_1 = I_{1K}$				-1.5			-1.5			-1.2	٧
1,	Input current Input current Vcc = M		V _{CC} = MAX				1.0						1.0	mA
<u>'</u>	input voltage	400 - MINA	$V_1 = 7.0V.$							0.1				mA
l _{IH}	HIGH-level	V _{CC} = MAX	V _i = 2.4V	ļ		40							μΑ	
-111	input current		V ₁ =	2.7V						20			50	μΑ
IIL	LOW-level	V _{CC} = MAX	V ₁ =	0.4V			-1.6			-0.4				mA
'11	input current	100 111700	V ₁ =	0.5V									-2.0	mA
los	Short-circuit output current ³	Vc	C = MAX		-18		-55	-20		-100	-40		-100	mA
			I _{CCH} Outpu			2	4		0.4	0.8		5	8	mA
Icc	Supply current (total) V _{CC} = MA		I _{CCL} Outpo	uts		6	11		1.2	2.2		10	18	mA
ICC			Outpo ICCH HIGH			6	8		1.2	2.4				mA
			I _{CCL} Outpi	uts		11	13		2.2	4.4				mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. I_{OS} is tested with V_{OUT} = + 0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORMS



7420, 7421, LS20, LS21, S20

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			7	'4	74	ILS	7		
PARAMETER		TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	, R _L = 2k Ω	C _L = 15pF,	UNIT	
			Min	Max	Min	Max	Min	Max	
t _{PLH}	Propagation delay	Waveform 1, '20		22 15		15 15		4.5 5.0	ns .
t _{PLH} t _{PHL}	Propagation delay	Waveform 2, '21		27 19		15 20			ns

Signetics

7425 Gate

Dual Four-Input NOR Gate With Strobe Product Specification

Logic Products

FUNCTION TABLE


	11	OUTPUT			
A	В	С	D	G	Y
Х	X	Х	Х	L	Н
Н	X	Х	Х	Н	L
X	Н	×	×	Н	L
X	X	Н	X	Н	L
X	X	X	Н	н	L
L	L	L	L	Н	н

H = HIGH voltage level

L = LOW voltage level

X = Don't care

LOGIC DIAGRAM



TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7425	9ns	9mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7425N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
A – D	Inputs	1ul
G	Input	4ul
Υ	Output	10ul


NOTE

Where a 74 unit load (ul) is understood to be $40\mu A\ I_{IH}$ and $-1.6mA\ I_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



5

Gate 7425


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETER				
	PARAMETER	Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			٧
V _{IL}	LOW-level input voltage			+0.8	٧
lik	Input clamp current			-12	mA
Юн	HIGH-level output current			-800	μΑ
lor	LOW-level output current			16	mA
TA	Operating free-air temperature	0		70	°C

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.
C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mbox{\scriptsize TLH}},\,t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

- 4 1 4 1 V	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

Gate 7425


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED		TEST CONDITIONS ¹		7425		
	PARAMETER	TEST COM			Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IL} =	MAX, I _{OH} = MAX	2.4	3.4		٧
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IH} =	MIN, I _{OL} = MAX		0.2	0.4	V
VIK	Input clamp voltage	V _{CC} = Mi	$N, I_1 = I_{1K}$			-1.5	٧
l _i	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 5.5V$				1.0	mA
	UICH lavel innut assess		G input			160	μΑ
I _{IH}	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.4V$	Other inputs	-		40	μΑ
	1 (2) 1 (1) (1)	V 144 V 0.4V	G input			-6.4	mA
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_1 = 0.4V$	Other inputs			-1.6	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-55	mA
1.	Cumply gurrant (total)	V - MAY	I _{CCH} Outputs HIGH		8	16	mA
lcc	Supply current (total)	V _{CC} = MAX	I _{CCL} Outputs LOW		10	19	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX+0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER		TEST CONDITIONS	7 C _L = 15pF,	UNIT	
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1		22 15	ns

Signetics

Gates

Quad Two-Input NAND Gate (Open Collector)

Product Specification

7426, LS26

Logic Products

	TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
ſ	7426	14ns	8mA
Ī	74LS26	16ns	1.6mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N7426N, N74LS26N
Plastic SO	N74LS26D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
A,B	Inputs	1ul	1LSul
Y	Output	10ul	10LSul

NOTE:


Where a 74 unit load (uI) is understood to be 40 μ I $_{IH}$ and -1.6mA I $_{IL}$ and a 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and -0.4mA I $_{IL}$.

FUNCTION TABLE


INP	OUTPUT	
Α.	В	Y
L	L	Н
L	н	н
н	L	н
н	н	L


H = HiGH voltage level L = LOW voltage level

PIN CONFIGURATION



LOGIC SYMBOL





Gates 7426, LS26


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
VIN	input voltage	-0.5 to +5.5	-0.5 to +7.0	V
In	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +15	-0.5 to +15	V
TA	Operating free-air temperature range	0 to	°C	

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74			74LS		
			Nom	Max	Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
VIL	LOW-level input voltage			+0.8			+0.8	٧
lıĸ	Input clamp current			-12			-18	mA
Юн	HIGH-level output voltage			15			15	٧
loL	LOW-level output current			16			8	, mA
TA	Operating free-air temperature	0		70	0		70	ů

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Open Collector Outputs

Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes iig and probe capacitance;

see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT}

of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mathsf{TLH}},\,t_{\mathsf{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	IN	PUT PULSE	REQUIREME	NTS	
FAMILT	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns

Gates 7426, LS26


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED		1		7426			74LS26		
	PARAMETER	TEST CONDITIONS1		Min	Typ ²	Max	Min	Typ ²	Max	UNIT
	UICH lovel output voltage	V _{CC} = MIN,	V _{OH} = 15V			1000			1000	μΑ
Юн	HIGH-level output voltage	V _{IL} = MAX	V _{OH} = 12V			50			50	μΑ
.,	1014/1	V _{CC} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5	٧
V _{OL}	LOW-level output voltage	V _{IH} = MIN	I _{OL} = 4mA					0.25	0.4	٧
VIK	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$				-1.5			-1.5	V
	Input current at maximum		V ₁ = 5.5V			1.0				mA
l ₁	input voltage	V _{CC} = MAX	V ₁ = 7.0V						0.1	mA
	11101111	V 144V	V ₁ = 2.4V			40				μА
Ин	HIGH-level input current	V _{CC} = MAX	$V_1 = 2.7V$						20	μΑ
IIL	LOW-level input current	$V_{CC} = MAX, V_1 = 0.4V$				-1.6			-0.4	mA
	6 1 (11)		I _{CCH} Outputs HIGH		4	8		0.8	1.6	mA
lcc	Supply current (total)	V _{CC} = MAX	I _{CCL} Outputs LOW		12	22		2.4	4.4	mA

NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

DADAMETED			7	4	74	LS	
	PARAMETER	TEST CONDITIONS	C _L = 15pF	$R_L = 1k\Omega$	C _L = 15pF	$R_L = 2k\Omega$	UNIT
			Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1		24 17		32 28	ns

5

Signetics

7427, LS27 Gates

Triple Three-Input NOR Gate Product Specification

Logic Products

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)			
7427	9ns	13mA			
74LS27	10ns	2.7mA			

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7427N, N74LS27N
Plastic SO	N74LS27D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
A-C	Inputs	1ul	1LSul
Y	Output	10ul	10LSul

NOTE:

Where a 74 unit load (uI) is understood to be 40 μA $l_{|H}$ and -1.6mA $l_{|L}$, a 74LS unit load (LSuI) is 20 μA $l_{|H}$ and -0.4mA $l_{|L}$.

FUNCTION TABLE


INPUTS			OUTPUT
A	В	С	Y
L	L	L	Н
X	Х	н	L
X	Н	Х	L
н	X	X	L

H = HIGH voltage level


L = LOW voltage level

X = Don't care


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



December 4, 1985 5-55 853-0550 81501

Gates 7427, LS27


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A Operating free-air temperature range		0 to	°C	

RECOMMENDED OPERATING CONDITIONS

		74			74LS			
	PARAMETER		Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+ 0.8	٧
I _{IK}	Input clamp current			-12			-18	mA
Іон	HIGH-level output current			-800			-400	μΑ
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families **Input Pulse Definition**

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

RL = Load resistor to VCC; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = Termination$ resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mbox{\scriptsize TLH}},\,t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

F 4 4 4 11 1/	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

Gates 7427, LS27


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST CONDITIONS ¹		7427			74LS27			
				Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V	L = MAX, I _{OH} = MAX	2.4	3.4		2.7	3.4		٧
V	LOW lovel cutaut voltage	V _{CC} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5	٧
	V _{IH} = MIN	I _{OL} = 4mA (74LS)					0.25	0.4	٧	
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				-1.5			-1.5	٧
	Input current at maximum		V _I = 5.5V			1.0				mA
И	input voltage	$V_{CC} = MAX$	V _I = 7.0V	-					0.1	mA
	11101111	.,	V _I = 2.4V			40				μΑ
ΉΗ	HIGH-level input current	$V_{CC} = MAX$	V _I = 2.7V						20	μΑ
IIL	LOW-level input current	V _{CC} = N	MAX, $V_1 = 0.4V$			-1.6			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-55	-20		-100	mA
	Contract (Astall)	V MAN	I _{CCH} Outputs HIGH		10	16		2.0	4	mA
CC	Supply current (total)	current (total) V _{CC} = MAX			16	26		3.4	6.8	mA

NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS TA = 25°C, V_{CC} = 5.0V

			74 $C_L = 15pF, R_L = 400\Omega$		74LS $\mathbf{C_L} = \mathbf{15pF}, \ \mathbf{R_L} = \mathbf{2k}\Omega$		UNIT
	PARAMETER	TEST CONDITIONS					
			Min	Max	Min	Max	
t _{Pl}	Propagation delay	Waveform 1		15 11		15 15	ns

Signetics

7428 Buffer

Quad Two-Input NOR Buffer Product Specification

Logic Products

TYPE TYPICAL PROPAGATION DELAY		TYPICAL SUPPLY CURRENT (TOTAL)			
7428	7ns	23mA			

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ± 5%; T _A = 0°C to +70°C
Plastic DIP	N7428N

NOTE:

For intormation regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
A, B	Inputs	1ul
Υ	Output	30ul

NOTE


Where a 74 unit load (uI) is understood to be $40\mu A~l_{IH}$ and -1.6mA $l_{IL}.$

FUNCTION TABLE


INP	OUTPUT	
A	Y	
L	L	н
L	Н	L
Н	L	L
Н	Н	L


H = HIGH voltage level L = LOW voltage level

PIN CONFIGURATION



LOGIC SYMBOL





Buffer 7428


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	UNIT
V_{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETED		74			
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	٧	
V _{IH}	HIGH-level input voltage	2.0			V	
V _{IL}	LOW-level input voltage			+0.8	V	
I _{IK}	Input clamp current			-12	mA	
Юн	HIGH-level output current			-2400	μΑ	
loL	LOW-level output current			48	mA	
T _A	Operating free-air temperature	0		70	°C	

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 t_{TLH} , t_{THL} Values should be less than or equal to the table entries

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS							
PAMILI	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

Signetics Logic Products

Buffer 7428


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			TEST CONDITIONS ¹		7428		
	PARAMETER	TEST			Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IL} = MAX, I _{OH} = MAX		2.4	3.4		٧
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, I _{OL} = MAX			0.2	0.4	٧
VIK	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5	V
l _l	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5V				1.0	mA
Ін	HIGH-level input current	V _{CC} =	MAX, V _I = 2.4V			40	μΑ
IIL	LOW-level input current	$V_{CC} = MAX, V_1 = 0.4V$				-1.6	mA
los	Short-circuit output current ³	V _{CC} = MAX		-70		-180	mA
	Supply current (total)		I _{CCH} Outputs HIGH		12	21	mA
Icc		V _{CC} = MAX	I _{CCL} Outputs LOW		33	57	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER			7	UNIT	
		TEST CONDITIONS	R _L =		
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1 C _L = 50pF		9.0 12	ns
t _{PLH} t _{PHL}	Propagation delay	Waveform 1 C _L = 150pF		15 18	ns

5

Signetics

7430, LS30 Gates

Eight-Input NAND Gate Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)		
7430	11ns	2mA		
74LS30	11ns	0.5mA		

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N7430N, N74LS30N
Plastic SO	N74LS30D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
A – H	A – H Inputs		1LSul
Y	Output	10ul	10LSul

NOTE:

Where a 74 unit load (uI) is understood to be 40 μA I_{IH} and -1.6 mA I_{IL} , and a 74LS unit load (LSuI) is 20 μA I_{IH} and -0.4 mA I_{IL} .


FUNCTION TABLE

		OUTPUT						
A	В	С	D	E	F	G	н	Y
L	Х	Х	Х	Х	Х	Х	Х	н
Х	L	X	Х	X	Х	Х	X	н
Х	X	L	Х	X	X	X	×	н
Х	X	Х	L	Х	Х	Х	Х	н
Х	X	X	X	L	X	X	х	н
Х	X	X	Х	X	L	X	х	н
X	X	X	X	х	х	L	х	Н
Х	X	X	X	Х	Х	Х	L	н
Н	Н	н	Н	н	Н	Н	Н	L


H = HIGH voltage level


L = LOW voltage level X = Don't care

PIN CONFIGURATION



LOGIC SYMBOL





December 4, 1985

Gates 7430, LS30


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	74LS	UNIT	
V _{CC}	Supply voltage	7.0	7.0	V	
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V	
I _{IN}	Input current	-30 to +5	-30 to +1	mA	
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V	
TA	Operating free-air temperature range	0 to	0 to 70		

RECOMMENDED OPERATING CONDITIONS

		74				74LS		
	PARAMETER	Min	Ain Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
VIH	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8	٧
I _{IK}	Input clamp current			-12			-18	mA
loh	HIGH-level output current			-400			-400	μΑ
l _{OL}	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





 $V_{M} = 1.3V$ for 74LS; $V_{M} = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

Gates 7430, LS30


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST CONDITIONS1		7430			74LS30				
				Min Typ ²		Max	Min	Typ ²	Max	UNIT	
VOH	HIGH-level output voltage	V _{CC} = MIN	, V _{IL} -	MAX, I _{OH} = MAX	2.4	3.4		2.7	3.4		٧
	1044	V _{CC} = MIN	٧,	I _{OL} = MAX		0.2	0.4		0.35	0.5	٧
VOL	LOW-level output voltage	V _{IH} = MIN	1	I _{OL} = 4mA (74LS)					0.25	0.4	٧
VIK	Input clamp voltage	Vc	$V_{CC} = MIN, I_1 = I_{1K}$				-1.5			-1.5	٧
	Input current at maximum	.,	.,	V _I = 5.5V			1.0				mA
l,	input voltage	V _{CC} = MAX	X	V ₁ = 7.0V						0.1	mA
				V _i = 2.4V			40				μА
Іін	HIGH-level input current	V _{CC} = MAX	Х	V _I = 2.7V						20	μΑ
IIL	LOW-level input current	V _{CC}	= MA>	(, V _I = 0.4V			-1.6			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-55	-20		-100	mA	
	6 1 1 (1-1-1)	V 144V	lc	CH Outputs HIGH		1	2		0.35	0.5	mA
Icc	Supply current (total)	V _{CC} = MAX	Ic	CCL Outputs LOW		3	6		0.6	1.1	mA

NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Ios is tested with V_{CUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74 $C_L = 15pF, R_L = 400\Omega$		74	UNIT	
	PARAMETER	TEST CONDITIONS			$C_L = 15pF, R_L = 2k\Omega$		
			Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1		22 15		15 20	ns

Signetics

7432, LS32, S32

Gates

Quad Two-Input OR Gate Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7432	12ns	19mA
74LS32	14ns	4.0mA
74S32	4ns	28mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N7432N, N74LS32N, N74S32N
Plastic SO - 14	N74LS32D, N74S32D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	7 4 S	74LS
A, B	Inputs	1ul	1Sul	1LSul
Y Output		10ul	10Sul	10LSul

NOTE


Where a 74 unit load (uI) is understood to be $40\mu A~l_{|H}$ and $-1.6mA~l_{|L}$, and a 74S unit load (SuI) is $50\mu A~l_{|H}$ and $-2.0mA~l_{|L}$, and a 74LS unit load (LSuI) is $20\mu A~l_{|H}$ and $-0.4mA~l_{|L}$

FUNCTION TABLE


INP	UTS	OUTPUT
A	В	Y
L	L	L
L	Н	н
н	L	н
н	Н	н


H = HIGH voltage level L = LOW voltage level

PIN CONFIGURATION



LOGIC SYMBOL





Gates

7432, LS32, S32


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	V
ViN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to $+V_{CC}$	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74		74LS			745			
			Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			2.0			٧
VIL	LOW-level input voltage			+ 0.8			+ 0.8			+0.8	٧
l _{iK}	Input clamp current			-12			-18			-18	mA
Юн	HIGH-level output current			-800			-400			-1000	μΑ
loL	LOW-level output current			16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





 V_{M} = 1.3V for 74LS; V_{M} = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to $V_{\rm CG}$; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. $R_T = Termination$ resistance should be equal to Z_{OUT}

of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}}, \ t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS							
FAMILT	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

Gates

7432, LS32, S32


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					7432			74LS32	?		74\$32		
PARAMETER		TEST C	TEST CONDITIONS1		Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN, V_{IH} = MIN,$ $I_{OH} = MAX$		2.4	3.4		2.7	3.4		2.7	3.4		v
.,	LOW-level	V _{CC} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5			0.5	٧
VOL	output voltage	VIL = MAX	I _{OL} = 4mA (74LS)					0.25	0.4				٧
VIK	Input clamp voltage	V _{CC} =	MIN, $I_i = I_{iK}$			-1.5			-1.5			-1.2	V
	Input current		V _I = 5.5V			1.0						1.0	mA
lį	at maximum V _{CC} = MAX input voltage	V _I = 7.0V						0.1				mA	
	HIGH-level	.,	V _I = 2.4V			40							μА
lн	input current	V _{CC} = MAX	V ₁ = 2.7V						20			50	μА
	LOW-level	V 144V	V ₁ = 0.4V			-1.6			-0.4				mA
IIL	input current	V _{CC} = MAX	V _i = 0.5V									-2.0	mA
los	Short-circuit output current ³	Vo	_C = MAX	-18		-55	-20		-100	-40		-100	mA
1	Supply current	V MAY	I _{CCH} Outputs HIGH		15	22		3.1	6.2		18	32	mA
lcc	(total)	V _{CC} = MAX	I _{CCL} Outputs LOW		23	38		4.9	9.8		38	68	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

		7	'4	74	ILS	7	48	
PARAMETER	TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	, R _L = 2k Ω	C _L = 15pF	$R_L = 280\Omega$	UNIT
		Min	Max	Min	Max	Min	Max	
t _{PLH} Propagation delay t _{PHL}	Waveform 1		15 22		22 22		7.0 7.0	ns

-5

Signetics

7433, LS33 Buffers

Quad Two-Input NOR Buffer (Open Collector)

Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7433	11ns	23mA
74LS33	19ns	4mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7433N, N74LS33N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

FUNCTION TABLE

INP	UTS	OUTPUT
A	В	Y
L	L	Н
L	Н	L
Н	L	L
Н	н	L

H = HIGH voltage level

L = LOW voltage level


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
A, B	Inputs	1ul	1LSul
Y	Output	30ul	10LSul


NOTE:


Where a 74 unit load (ul) is understood to be 40 μ A l_{IH} and –1.6mA l_{IL} , a 74LS unit load (LSuI) is 20 μ A l_{IH} and –0.4mA l_{IL} .

PIN CONFIGURATION



LOGIC SYMBOL





Buffers 7433, LS33


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	٧
I _{IN}	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74			74LS		
			Nom	Max	Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8	٧
lik	Input clamp current			-12			-18	mA
V _{OH}	HIGH-level output voltage			5.5			5.5	٧
loL	LOW-level output current			48			24	mA
TA	Operating free-air temperature	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Open Collector Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\mbox{R}_{\mbox{\scriptsize T}} = \mbox{Termination resistance should be equal to Z_{OUT}}$ of Pulse Generators.

 $t_{\text{TLH.}} \ t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY 74	IN	PUT PULSE	REQUIREME	NTS	
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
748	3.0V	1MHz	500ns	2.5ns	2.5ns

Buffers 7433, LS33


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1		7433			74LS33			
PARAMETER		TEST CC	ONDITIONS ¹	Min Typ ² Max		Max	Min Typ ² Max			UNIT	
Юн	HIGH-level output current	V _{CC} = MIN, V _{IL} :	N, V _{IL} = MAX, V _{OH} = 5.5V			250			250	μΑ	
	LOW-level	V MIN	I _{OL} = MAX		0.2	0.4		0.35	0.5	٧	
V _{OL}			l _{OL} = 12mA (74LS)					0.25	0.4	٧	
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$				-1.5			-1.5	٧	
	Input current at		V _I = 5.5V			1.0				mA	
) 	maximum input voltage	V _{CC} = MAX	V ₁ = 7.0V						0.1	mA	
	HIGH-level input	V - 144V	V ₁ = 2.4V			40				μΑ	
ΊΗ	current	$V_{CC} = MAX$	V ₁ = 2.7V						20	μΑ	
I _{IL}	LOW-level input current	$V_{CC} = MAX,$ $V_1 = 0.4V$				1.6			-0.4	mA	
lcc	Supply current (total)	and the second s	ICCH HIGH		12	21		1.8	3.6	mA	
		V _{CC} = MAX	ICCL LOW		33	57		6.9	13.8	mA	

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER			7	74	74	LS	
		TEST CONDITIONS	R _L =	133 Ω	C _L = 45pF,	$C_L = 45 pF, R_L = 667 \Omega$	
			Min	Max	Min	Max	1
t _{PLH}	Propagation delay	C _L = 50pF for 7433 Waveform 1		15 18		32 28	ns
t _{PLH}	Propagation delay	C _L = 150pF for 7433 Waveform 1		22 24			ns

7437, LS37, S37 **Buffers**

Quad Two-Input NAND Buffer **Product Specification**

Logic Products

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7437	11ns	22mA
74LS37	12ns	3.5mA
74\$37	4ns	33mA

ORDERING CODE

OHDEHING GGD	
PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7437N, N74LS37N, N74S37N
Plastic SO	N74S37D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	745	74LS
A, B	Inputs	1ul	2Sul	1LSul
Y	Output	30ul	30Sul	30LSul

NOTE:


Where a 74 unit load (ul) is understood to be $40\mu A$ l $_{HI}$ and -1.6mA l $_{IL}$ a 74S unit load (Sul) is $50\mu A$ l $_{HI}$ and =2.0mA $I_{\rm IE}$ and 74LS unit load (LSuI) is 20 μA $I_{\rm IH}$ and =0.4mA $I_{\rm IE}$

FUNCTION TABLE


INP	JTS	OUTPUT
Α	В	Y
L	L	Н
L	н	Н
Н	L	Н
Н	н	L


H = HIGH voltage level L = LOW voltage level

PIN CONFIGURATION



LOGIC SYMBOL






ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	٧
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +5	~30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	A STATE OF THE STA	0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

			74		74LS 745				745		LIMIT
	PAHAMETEH	PARAMETER Min Nom		Max	Min	Nom	Nom Max		lin Nom Max		UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8			+0.8	٧
l _{IK}	Input clamp current			-12	ending water to relate to		18			-18	mA
Гон	HIGH-level output current			-1200			-1200			-3000	μΑ
loL	LOW-level output current			48			24			60	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

EFINITIONS

 $R_L = Load$ resistor to $V_{CC};$ see AC CHARACTERISTICS for value. $C_L = Load$ capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.

input	Pulse	Definition

FAMILY	IN	PUT PULSE	REQUIREME	NTS	
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0∨	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns

5

Buffers

7437, LS37, S37


DC ELECTRICAL CHARACTERISTICS (Over operating free-air temperature range unless otherwise noted.)

			1		7437			74LS37	,		74S37		
	PARAMETER	TEST C	CONDITIONS ¹	Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage		IN, V _{IL} = MAX, _H = MAX	2.4	3.4		2.7	3.4		2.7	3.4		v
	LOW-level	V _{CC} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5			0.5	٧
V _{OL}	output voltage VIH	V _{IH} = MIN	I _{OL} = 12mA (74LS)					0.25	0.4				V
V_{IK}	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				-1.5			-1.5			-1.2	V
	Input current		V _I = 5.5V			1.0						1.0	mA
Ŋ	at maximum input voltage	V _{CC} = MAX	V _I = 7.0V						0.1				mA
	HIGH-level	V 144.V	V _I = 2.4V			40							μΑ
hн	input current	V _{CC} = MAX	V ₁ = 2.7V						20			100	μΑ
	LOW-level	V - MAY	V ₁ = 0.4V			-1.6			-0.4				mA
IIL	input current	V _{CC} = MAX	V ₁ = 0.5V									-4.0	mA
los	Short-circuit output current ³	V _C	C = MAX	-18		-70	-30		100	-50		-225	mA
1	Supply current	V - MAY	I _{CCH} Outputs HIGH		9	15.5		0.9	2		20	36	mA
Icc	(total)	V _{CC} = MAX	I _{CCL} Outputs LOW		34	54		6	12		46	80	mA

NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
- 3. Ios is tested with V_{OUT} = ±0.5V and V_{CO} = V_{CO} MAX±0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second for the 7437 and 74LS37, and 100 milliseconds for the 74S37.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			7	4	74	LS	7	48	
	PARAMETER	TEST CONDITIONS	C _L = 45pF,	$R_L = 133\Omega$	C _L = 45pF,	$R_L = 667\Omega$	C _L = 50pF	, $R_L = 93\Omega$	UNIT
			Min	Max	Min	Max	Min	Max	
1 .	PLH Propagation delay	Waveform 1		22 15		24 24		6.5 6.5	ns

5

Signetics

7438, LS38, S38 Buffers

Quad Two-Input NAND Buffers (Open Collectors) Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7438	13ns	28mA
74LS38	19ns	3.5mA
74S38	6.5ns	33mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N7438N, N74LS38N, N74S38N
Plastic SO	N74S38D, N74LS38D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	7 4 S	74LS
A, B	Inputs	1ul	2Sul	1LSul
Y	Output	30ul	30Sul	30LSul

NOTE:

Where a 74 unit load (uI) is understood to be 40 μ A I $_{IH}$ and -1.6mA I $_{IL}$, a 74S unit load (SuI) is 50 μ A I $_{IH}$ and -2.0mA I $_{IL}$, and 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and -0.4mA I $_{IL}$.


FUNCTION TABLE

INP	OUTPUT	
A	В	Y
L	L	Н
L	н	н
н	L	н
Н	н	L


H = HIGH voltage level

L = LOW voltage level


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



5-73

Buffers

7438, LS38, S38


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	V
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	٧
lin	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to $+V_{CC}$	-0.5 to +V _{CC}	٧
T _A Operating free-air temperature range			°C		

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74		74LS			745			
			Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			2.0			٧
VIL	LOW-level input voltage			+0.8			+ 0.8			+ 0.8	٧
lik	Input clamp current			-12			-18			-18	mA
V _{OH}	HIGH-level output current			5.5			5.5			5.5	٧
loL	LOW-level output current			48			24			60	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Open Collector Outputs

DEFINITIONS

 R_L = Load resistor to $V_{CC};$ see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMIL V	INPUT PULSE REQUIREMENTS									
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}					
74	3.0V	1MHz	500ns	7ns	7ns					
74LS	3.0V	1MHz	500ns	15ns	6ns					
74S	3.0V	1MHz	500ns	2.5ns	2.5ns					

Buffers 7438, LS38, S38

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)


					7438			74LS38	3		74538		
	PARAMETER TEST CONDITION		ONDITIONS	Min Ty		Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
Іон	HIGH-level output voltage	V _{CC} = MIN, V _{IL}	= MAX, V _{OH} = 5.5V			250			250			250	μА
VOL	LOW-level	V _{CC} = MIN,	I _{CL} = MAX		0.2	0.4		0.35	0.5			0.5	٧
VOL	output voltage	V _{IH} = MIN	I _{OL} = 12mA (74LS)					0.25	0.4				٧
VIK	Input clamp voltage	V _{CC} =	MIN, $I_I = I_{IK}$			-1.5			-1.5			-1.2	٧
	Input current		V _I = 5.5V			1.0						1.0	mA
11	at maximum input voltage	V _{CC} = MAX	V _I = 7.0V						0.1				mA
	HIGH-level	V	V ₁ = 2.4V			40							μА
Ін	input current	V _{CC} = MAX	V _I = 2.7V						20			100	μΑ
1	LOW-level	V _{CC} = MAX	V ₁ = 0.4V			-1.6			-0.4				mA
l _{IL}	input current	VCC - IVIAX	V ₁ = 0.5V									-4.0	mA
1	Supply current	V _{CC} = MAX	I _{CCH} Outputs HIGH		5	8.5		0.9	2		20	36	mA
loc	(total)	ACC = MAX	I _{CCL} Outputs LOW		34	54		6	12		46	80	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			7	'4	74	LS	7	4 S		
	PARAMETER	TEST CONDITIONS	C _L = 45pF,	$R_L = 133\Omega$	$_{L}$ = 133 Ω C_{L} = 45pF,		$C_L = 50 pF, R_L = 93 \Omega$		TINU	
		_	Min	Max	Min	Max	Min	Max		
t _{PLH}	Propagation delay	Waveform 1		22 18		32 28		10 10	ns	

Signetics

7439 Buffer

Quad Two-Input NAND Buffer (Open Collector) Product Specification

Logic Products

The second named in column 2 is not a se	TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
	7439	11ns	4.5mA (I _{CCH}) 30mA (I _{CCL})

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N7439N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

FUNCTION TABLE

INP	OUTPUT	
A	В	Υ
L	L	н
L	Н	н
Н	L	н
Н	н	L

H = HiGH voltage level L = LOW voltage level


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	
A, B	Inputs	1ul	
Y	Output	30ul	


NOTE:


A 74 unit load (ul) is understood to be 40 μ A I $_{IH}$ and -1.6mA I $_{IL}$.

PIN CONFIGURATION



LOGIC SYMBOL





Buffer 7439


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
V_{CC}	Supply voltage	7.0	٧
V _{IN}	Input voltage	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74				
			Nom	Max	UNIT		
V _{CC}	Supply voltage	4.75	5.0	5.25	V		
VIH	HIGH-level input voltage	2.0			V		
VIL	LOW-level input voltage			+0.8	V		
lıĸ	Input clamp current			-12	mA		
V _{OH}	HIGH-level output current			5.5	V		
IOL	LOW-level output current			48	mA		
TA	Operating free-air temperature	0		70	°C		

TEST CIRCUITS AND WAVEFORMS



Test Circuit For 74 **Open Collector Outputs**

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

 t_{TLH} , t_{THL} Values should be less than or equal to the table entries.

V _M = 1.3V	for 7	74LS;	V _M =	1.5V	for	all	other	TTL	families.
	Ir	nput	Pul	se i	Dei	fin	ition		

	FAMILY	INPUT PULSE REQUIREMENTS					
	FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}	
-	74	3.0V	1MHz	500ns	7ns	7ns	
	74LS	3.0V	1MHz	500ns	15ns	6ns	
	74S	3.0V	1MHz	500ns	2.5ns	2.5ns	

Signetics Logic Products Product Specification

Buffer 7439

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)


		1		7439			
	PARAMETER	TEST CO	TEST CONDITIONS ¹		Typ ²	Max	UNIT
Іон	HIGH-level output voltage	V _{CC} = MIN, V _{IL}	= MAX, V _{OH} = 5.5V			250	μΑ
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IH}	= MIN, I _{OL} = MAX		0.2	0.4	٧
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				-1.5	٧
l _j	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5V				1.0	mA
l _{IH}	HIGH-level input current	V _{CC} = MA	$X, V_1 = 2.4V$			40	μΑ
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_1 = 0.4V$				-1.6	mA
	0 1	V 144V	I _{CCH} Output HIGH		4.5	8.5	mA
lcc	Supply current (total)	ent (total) V _{CC} = MAX	I _{CCL} Outputs LOW		30	54	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER					
		TEST CONDITIONS	C _L = 45pF	UNIT	
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1		22 18	ns

Signetics

7440, LS40, S40 Buffers

Dual Four-Input NAND Buffer Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7440	11ns	11mA
74LS40	12ns	1.8mA
74S40	6ns	18mA

ORDERING CODE

	PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
į	Plastic DIP	N7440N, N74LS40N, N74S40N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	748	74LS
A – D	Inputs	1ul	2Sul	1LSul
Y	Output	30ul	30Sul	30LSul

NOTE:

Where a 74 unit load (ul) is understood to be $40\mu A \mid_{lH}$ and $-1.6mA \mid_{lL}$, a 74S unit load (Sul) is $50\mu A \mid_{lH}$ and $-2.0mA \mid_{lL}$, and a 74LS unit load (LSul) is $20\mu A \mid_{lH}$ and $-0.4mA \mid_{lL}$.


FUNCTION TABLE

	INP	OUTPUT		
A	В	С	D	Y
L	Х	Х	Х	н
X	L	×	×	н
X	X	L	×	Н
×	X	×	L	н
н	Н	н	н	L


H = HIGH voltage level

L = LOW voltage level X = Don't care


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



5

Buffers

7440, LS40, S40


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted)


	PARAMETER	74	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74		74LS					LINIT	
	PAHAMETER	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			2.0			٧
VIL	LOW-level input voltage			+0.8			+0.8			+0.8	V
lıĸ	Input clamp current			-12			- 18			-18	mA
Юн	HIGH-level output current			-1200			-1200			-3000	μΑ
loL	LOW-level output current			48			24			60	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families. Input Pulse Definition

1MHz

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\; t_{\text{THL}}$ Values should be less than or equal to the table entries

IN	PUT PULSE	REQUIREME	NTS		
Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}	
3.0V	1MHz	500ns	7ns	7ns	_
3.0V	1MHz	500ns	15ns	6ns	

500ns

2.5ns

2.5ns

FAMILY

74

74LS

74S

3.0V

Buffers 7440, LS40, S40


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1		7440			74LS40	1			UNIT	
	PARAMETER	IEST C	ONDITIONS ¹	Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNII
V _{OH}	HIGH-level output voltage		V _{CC} = MIN, V _{IL} = MAX, I _{OH} = MAX				2.7	3.4		2.7	3.4		٧
	LOW-level	V - 84181	i _{OL} = MAX		0.2	0.4		0.35	0.5			0.5	٧
V _{OL}	output voltage	V _{CC} = MIN, V _{IH} = MIN	$V_{CC} = MIN,$ $V_{IH} = MIN$ $I_O = 12mA$ $(74LS)$					0.25	0.4				·V
V _{IK}	Input clamp voltage	V _{CC} =	$V_{CC} = MIN, I_I = I_{IK}$			-1.5			-1.5			-1.2	٧
	Input current		V ₁ = 5.5V			1.0						1.0	mA
l _l	at maximum input voltage	V _{CC} = MAX	V ₁ = 7.0V						0.1			·	mA
	HIGH-level		V _i = 2.4V			40					 		μА
ΙН	input current	V _{CC} = MAX	V _I = 2.7V						20			50	μА
,	LOW-level	V - MAY	V _I = 0.4V			-1.6			-0.4				mA
l _I L	input current	V _{CC} = MAX	V ₁ = 0.5V									-4.0	mA
los	Short-circuit output current ³	V _C	V _{CC} = MAX			-70	-15		-100	-50		-225	mA
1	Supply current	V _{CC} = MAX	I _{CCH} Outputs HIGH		4	8		0.45	1		10	18	mA
Icc	(total)	ACC = IMAX	I _{CCL} Outputs LOW		17	27		3	6		25	44	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second. The 74S40 test time for I_{OS} should not exceed 100ms.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

		·	7	4	74	LS	74	4 S	
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	$R_L = 133\Omega$	C _L = 45pF,	$R_L = 667\Omega$	C _L = 50pF	, R _L = 93Ω	UNIT
			Min	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1		22 15	-	24 24		6.5 6.5	ns

Signetics

7442, LS42 Decoders

BCD-To-Decimal Decoder (1-of-10)

Product Specification

Logic Products

FEATURES

- Mutually exclusive outputs
- 1-of-8 demultiplexing ability
- Outputs disabled for input codes above nine

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7442	15ns	28mA
74LS42	18ns	7mA

DESCRIPTION

The '42 decoder accepts four active HIGH BCD inputs and provides 10 mutually exclusive active LOW outputs, as shown by logic symbol or diagram. The active LOW outputs facilitate addressing other MSI units with active LOW input enables.

The logic design of the '42 ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs.

The most significant input, A_3 , produces a useful inhibit function when the '42 is used as a 1-of-8 decoder. The A_3 input can also be used as the Data input in an 8-output demultiplexer application.

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to $+70$ °C
Plastic DIP	N7442N, N74LS42N
Plastic SO	N74LS54D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
A ₀ - A ₃	Inputs	1ul	1LSul
0 - 9	Outputs	10ul	10LSul


NOTE


Where a 74 unit load (uI) is understood to be 40 μ A I $_{IH}$ and – 1.6mA I $_{IL}$ and a 74LS unit load (LSuI) is 20μ A I $_{IH}$ and –0.4mA I $_{IL}$.

PIN CONFIGURATION




LOGIC SYMBOL





Decoders 7442, LS42

LOGIC DIAGRAM



FUNCTION TABLE

A ₃	A ₂	A ₁	Ao	ō	ī	ž	3	4	5	6	7	8	9
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	н
L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н
L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	н
L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	н
L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	н
н	L	L	L	н	Н	Н	Н	Н	Н	Н	Н	L	н
Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
Н	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	Н	H	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н

H = HIGH voltage levels

L = LOW voltage levels

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
lin	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETED		74			UNIT		
	PARAMETER	Min	Nom	Max	Min	Nom	Max	UNII
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
VIH	HIGH-level input voltage	2.0			2.0			٧
VIL	LOW-level input voltage			+0.8			+0.8	٧
lıк	Input clamp current			-12			-18	mA
Юн	HiGH-level output current			-800			-400	μΑ
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

Decoders 7442, LS42


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1		7442			74LS42		UNIT
	PARAMETER	TEST	TEST CONDITIONS1		Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage		$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$, $I_{OH} = MAX$		3.4		2.7	3.4		٧
	LOW-level	V _{CC} = MIN,	V _{CC} = MIN, I _{OL} = MAX		0.2	0.4		0.35	0.5	v
V _{OL}	output voltage	V _{IH} = MIN, V _{IL} = MAX	I _{OL} = 4mA (74LS)					0.25	0.4	v
V _{IK}	Input clamp voltage	V _{CC} =	MIN, $I_i = I_{iK}$			-1.5			-1.5	>
	Input current at maximum	V - MAY	V _I = 5.5V			1.0				mA
l ₁	input voltage	V _{CC} = MAX	V _I = 7.0V						0.1	mA
			V _I = 2.4V			40				μΑ
Ιн	HIGH-level input current	V _{CC} = MAX	V _I = 2.7V						20	μΑ
IIL	LOW-level input current	V _{CC} = N	V _{CC} = MAX, V _I = 0.4V			-1.6			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-55	-20		-100	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX			28	56		7	13	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
- 3. los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. I_{CC} is measured with all outputs open and all inputs grounded.

AC WAVEFORM




AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V


PARAMETER		TEST CONDITIONS	74 C _L = 15pF, R _L = 409 Ω		74LS $\mathbf{C_L} = \mathbf{15pF}, \ \mathbf{R_L} = \mathbf{2k}\Omega$		UNIT
t _{PLH} t _{PHL}	Propagation delay Address to output	Waveform 1 3 logic levels		30 30		30 30	ns
t _{PLH} t _{PHL}	Propagation delay Address to output	Waveform 1 2 logic levels		25 25		25 25	ns

Decoders

7442, LS42

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

Tool on out to the following one output

DEFINITIONS

$$\begin{split} R_L &= \text{Load resistor to V}_{CG}; \text{ see AC CHARACTERISTICS for value.} \\ C_L &= \text{Load capacitance includes jig and probe capacitance;} \\ \text{see AC CHARACTERISTICS for value.} \end{split}$$

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 t_{TLH} , t_{THL} Values should be less than or equal to the table entries

Input Pulse Definition

FAMILY	IN	PUT PULSE	SE REQUIREMENTS				
PAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

5

7445 Decoder/Driver

BCD-To-Decimal Decoder/Driver (Open Collector)

Product Specification

Logic Products

FEATURES

- 80mA output sink capability
- 30V output breakdown voltage
- Ideally suited as lamp or solenoid driver
- See '42 for standard TTL output version
- See '145 for "LS" version

DESCRIPTION

The '45 decoder accepts BCD inputs on the A_0 to A_3 address lines and generates 10 mutually exclusive active LOW outputs. When an input code greater than "9" is applied, all outputs are off. This device can therefore be used as a 1-of-8 decoder with A_3 used as an active LOW enable.

The '45 can sink 20mA while maintaining the standardized guaranteed output LOW voltage (V_{OL}) of 0.4V, but it can sink up to 80mA with a guaranteed V_{OL} of less than 0.9V.

The '45 features an output breakdown voltage of 30V and is ideally suited as a lamp or solenoid driver.

TYPE	MAX I _{OL}	TYPICAL SUPPLY CURRENT (TOTAL)
7445	80mA	43mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7445N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
$A_0 - A_3$	Inputs	1ul
0 − 9	Outputs	12.5ul


NOTE

A 74 unit load (ul) is understood to be 40 µA IIII and -1.6mA III.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Decoder/Driver

7445

LOGIC DIAGRAM



FUNCTION TABLE

A ₃	A ₂	A ₁	A ₀	ō	1	Ž	3	4	5	ē	7	8	9
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	н	L	Н	н	Н	H	н	н	н	н
L	L	н	L	н	н	L	н	Н	Н	н	н	н	Н
L	L	н	н	н	н	н	L	н	Н	н	н	н	н
L	Н	L	L	н	Н	Н	' Н	L	Н	н	н	н	H
L	Н	L	н	Н	Н	н	н	н	Ł	Н	н	Н	н
L	Н	н	L	н	н	н	Н	Н	Н	L	Н	H	н
L	н	Н	н	н	н	, н	н	Н	Н	н	L	н	н
Н	L	L	L	н	н	Н	н	н	н	н	Н	L	н
н	L	L	н	Н	н	н	н	н	Н	н	н	H	L
н	L	н	L	н	н	н	н	н	H	н	н	н	H
н	L	Н	Н	н	Н	Н	н	н	н	н	н	н	н
н	н	L	L	н	Н	Н	Н	Н	н	н	Н	Н	Н
н	н	L	н	Н	Н	н	н	н	н	н	н	н	н
н	н	Н	L	н	Н	н	Н	н	н	н	н	н	н
Н	н	н	н	н	Н	н	н	н	Н	н	н	н	н

H = HIGH voltage levels

L = LOW voltage levels

Decoder/Driver

7445

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +30	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

		74					
	PARAMETER	Min Nom M					
V _{CC}	Supply voltage	4.75	5.0	5.25	V		
V _{IH}	HIGH-level input voltage	2.0			٧		
VIL	LOW-level input voltage			+0.8	٧		
l _{IK}	Input clamp current			-12	mA		
V _{OH}	HIGH-level output voltage			30	٧		
loL	LOW-level output current			80	mA		
TA	Operating free-air temperature	0		70	°C		

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		TEST CONDITIONS ¹					
	PARAMETER	TEST CON	Min	Typ ²	Max	UNIT	
Іон	HIGH-level output current	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$, $V_{OH} = 30V$				250	μΑ
		V _{CC} = MIN, V _{IH} = MIN,	I _{OL} = 20mA			0.4	V
V _{OL}	LOW-level output voltage	V _{IL} = MAX	I _{OL} = 80mA		0.5	0.9	V
V _{IK}	Input clamp voltage	V _{CC} = MI	$N, I_1 = I_{1K}$			-1.5	٧
ł,	Input current at maximum input voltage	V _{CC} = MAX	, V _I = 5.5V			1.0	mA
I _{IH}	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.4V$				40	μΑ
IIL	LOW-level input current	$V_{\rm CC} = MAX, V_{\rm i} = 0.4V$				-1.6	mA
Icc	Supply current ³ (total)	V _{CC} =	MAX		43	70	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = 25°C.

^{3.} Measure I_{CC} with all inputs grounded and outputs open.

Decoder/Driver

7445


AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER					
		TEST CONDITIONS	C _L = 15pF,	UNIT	
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay Address to output	Waveform 1		50 50	ns

TEST CIRCUITS AND WAVEFORMS



 $V_{M} = 1.3V$ for 74LS; $V_{M} = 1.5V$ for all other TTL families.

Test Circuit For 74 Open Collector Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

t_{TLH}, t_{THL} Values should be less than or equal to the table

AMILY	INPUT PULSE REQUIREMENTS									
AMILT	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}					
74	3.0V	1MHz	500ns	7ns	7ns					
74LS	3.0V	1MHz	500ns	15ns	6ns					
74S	3.0V	1MHz	500ns	2.5ns	2.5ns					

Input Pulse Definition

FAMI

Logic Products

FUNCTION TABLE '51, 'S51, 1/2 'LS51

	OUTPUT			
Α	В	С	D	Y
Н	Н	Х	Х	L
X	X	Н	Н	L
All	other co	ombinat	ions	Н

'LS51

	OUTPUT					
Α	В	С	D	E	F	Y
Н	Н	Н	Х	Х	Х	L
X	X	Х	Н	н	Н	L
Δ	dl oth	Н				

H = HIGH voltage level L = LOW voltage level

X = Don't care

7451, LS51, S51 Gates

'51, 'S51 Dual 2-Wide 2-Input AND-OR-Invert Gate 'LS51 Dual 2-Wide 3-Input, 2-Wide 2-Input AND-OR-Invert Gate Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7451	11ns	5.7mA
74LS51	12ns	1.1mA
74S51	3.5ns	11mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ± 5%; T _A = 0°C to +70°C
Plastic DIP	N7451N, N74LS51N, N74S51N
Plastic SO	N74LS51D, N74S51D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74S	74LS
All	Inputs	1ul	1Sul	1LSul
Y	Output	10ul	10Sul	10LSul


NOTE:

Where a 74 unit load (ul) is understood to be $40\mu A~l_{lH}$ and $-1.6mA~l_{lL}$, a 74S unit load (Sul) is $50\mu A~l_{lH}$ and $-2.0mA~l_{lL}$, and 74LS unit load (LSul) is $20\mu A~l_{lH}$ and $-0.4mA~l_{lL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Gates 7451, LS51, S51

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	74S	UNIT
V_{CC}	Supply voltage	7.0	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range		0 to 70		°C


RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74			74LS			74\$		
			Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
V_{IH}	HIGH-level input voltage	2.0			2.0			2.0			٧
VIL	LOW-level input voltage			+0.8			+ 0.8	•		+ 0.8	٧
lik	Input clamp current			-12			-18			-18	mA
ЮН	HIGH-level output current			-400			-400			-1000	μΑ
loL	LOW-level output current			16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

NOTE:

 $V_{IL} = +0.7V$ MAX for 54S at $T_A = +125$ °C only.

TEST CIRCUITS AND WAVEFORMS



V_M = 1.3V for 74LS; V_M ≈ 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 $R_{T} = \mbox{Termination}$ resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mathsf{TLH}},\,t_{\mathsf{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

Gates

7451, LS51, S51


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					7451			74LS51		74851			
PARAMETER		TEST CONDITIONS1		Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage		IN, V _{IL} = MAX, ₋ = MAX	2.4	3.4	-	2.7	3.4	·	2.7	3.4		٧
V.	LOW-level	V _{CC} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5			0.5	٧
VOL	output voltage	V _{IH} = MIN	I _{OL} = 4mA (74LS)					0.25	0.4				٧
VIK	Input clamp voltage	V _{CC} =			-1.5			-1.5			-1.2	>	
	Input current		V _I = 5.5V			1.0						1.0	mA
i,	at maximum input voltage	V _{CC} = MAX	$CC = MAX$ $V_1 = 7.0V$						0.1				mA
	HIGH-level		V ₁ = 2.4V			40							μА
l _{IH}	input current	V _{CC} = MAX	V _I = 2.7V						20			50	μΑ
	LOW-level	V 144V	V ₁ = 0.4V			-1.6			-0.4				mA
I _{IL}	input current	V _{CC} = MAX	V _I = 0.5V									-2.0	mA
los	Short-circuit output current ³	· v _c	V _{CC} = MAX			-55	-20		-100	-40		-100	mA
	Supply current (total)		Outputs ICCH HIGH		4	8		0.8	1.6		8.2	17.8	mA
lcc		V _{CC} = MAX	I _{CCL} Outputs		7.4	14		1.4	2.8		13.6	22	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			7	4	74	LS	7	48	
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	, $R_L = 2k\Omega$	C _L = 15pF,	$R_L = 280\Omega$	UNIT
1			Min	Max	Min	Max	Min	Max	
t _{PLF}		Waveform 1		22 15		20 20		5.5 5.5	ns

74LS54 Gate

Four-Wide Two- & Three-Input AND-OR-Invert Gate Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS54	12ns	0.9mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74LS54N
Plastic SO	N74LS54D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
A – K	Inputs	1LSul
Υ	Output	10LSul

NOTE:

Where a 74LS unit load (LSuI) is $20\,\mu\text{A}\ I_{1H}$ and $-0.4\text{mA}\ I_{1L}$

FUNCTION TABLE


INPUTS										OUTPUT
Α	В	С	D	E	F	G	Н	J	К	Υ
Н	н	X	Х	Х	X	Х	X	X	×	L
Χ	X	Н	Н	Н	X	X	X	X	×	L
Χ	X	X	X	X	Н	Н	X	X	X	L
Χ	X	×	×	×	X	X	н	н	Н	L
			All c	other co	mbinati	ons				Н

H = HIGH voltage level


L = LOW voltage level

X = Don't care


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Gate

74LS54


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

		74LS			
	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			٧
V _{IL}	LOW-level input voltage			+0.8	٧
lik	Input clamp current			-18	mA
Іон	HIGH-level output current			-400	μΑ
loL	LOW-level output current			8	mA
T _A	Operating free-air temperature	0		70	°C

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

=	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

Gate 74LS54


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

DADAMETER		1			74LS54				
	PARAMETER	TES	TEST CONDITIONS ¹			Typ ²	Max	UNIT	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN	i, V _{IL} =	MAX, I _{OH} = MAX	2.7	3.4		٧	
V _{OL}	LOW level output voltage	V - MINI V -	Adibi	I _{OL} = MAX		0.35	0.5	٧	
•OL	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN		I _{OL} = 4mA (74LS)		0.25	0.4	٧	
V_{IK}	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$					-1.5	٧	
11	Input current at maximum input voltage	$V_{CC} = MAX, V_I = 7.0V$			The control of the co		0.1	mA	
Iн	HIGH-level input current	Vcc	= MA	(, V _I = 2.7V			20	μΑ	
I _{IL}	LOW-level input current	Vcc	= MA	K, V _I = 0.4V			-0.4	mA	
los	Short-circuit output current ³	V _{CC} = MAX		-20		-100	mA		
laa	Supply current (total)	V NAX	Іссн	Outputs HIGH		0.8	1.6	mA	
lcc	Supply current (total)	V _{CC} = MAX		Outputs LOW		1.0	2.0	mA	

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

	PARAMETER	TEST CONDITIONS	C _L = 15p	UNIT	
			Min	Max	1
t _{PLH} t _{PHL}	Propagation delay	Waveform 1		20 20	ns

December 4, 1985 5-95

74S64 Gate

Four-Two-Three-Two-Input AND-OR-Invert Gate Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74S64	3.5ns	8mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74S64N
Plastic SO	N74S64D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74S		
A – L	Inputs	1Sul		
Υ	Output	10Sul		

NOTE:

A 74S unit load (Sul) is $50\mu\text{A}$ I_{IH} and -2.0mA I_{IL}.

FUNCTION TABLE


INPUTS								OUTPUT			
A	A B C D E F G H J K L								Y		
Н	Н	Х	Х	Х	Х	Х	Х	Х	Х	Х	L
Х	X	Н	Н	Н	Н	X	X	X	X	×	L
×	×	×	X	Х	X	Н	Н	Н	X	X	L
Χ	X	X	Х	Х	X	X	X	Х	Н	Н	L
	All other combinations									Н	

H = HIGH voltage level


L = LOW voltage level

X = Don't care


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Gate 74864


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74S	UNIT
V _{CC}	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	24244				
	PARAMETER	Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	٧
VIH	HIGH-level input voltage	2.0			٧
V _{IL}	LOW-level input voltage			+0.8	٧
lık	Input clamp current			-18	mA
Юн	HIGH-level output current			-1000	μΑ
loL	LOW-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

TEST CIRCUITS AND WAVEFORMS



5-97

Test Circuit For 74 Totem-Pole Outputs

.

DEFINITIONS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT}

of Pulse Generators.
D = Diodes are 1N916, 1N3064, or equivalent.

 t_{TLH} . t_{THL} Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

Input Pulse Definition

December 4, 1985

Signetics Logic Products Products Product Specification

Gate 74S64


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		TEST COMPLIANCE		74\$64			
	PARAMETER	TE	TEST CONDITIONS1		Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIf	N, V _{IL} = MAX, I _{OH} = MAX	2.7	3.4		٧
VOL	LOW-level output voltage	V _{CC} = MI	$V_{CC} = MIN, V_{IH} = MIN, I_{OL} = MAX$			0.5	٧
VIK	Input clamp voltage	V	$V_{CC} = MIN, I_1 = I_K$			-1.2	>
l ₁	Input current at maximum input voltage	V _C	$V_{CC} = MAX$, $V_I = 5.5V$			1.0	mA
l _{iH}	HIGH-level input current	Vcc	$C = MAX, V_1 = 2.7V$			50	μΑ
IIL	LOW-level input current	V _C	$C = MAX, V_1 = 0.5V$			-2	mA
los	Short-circuit output current ³		V _{CC} = MAX			-100	mA
Icc	Supply current (total)	V _{CC} = MAX	I _{CCL} Outputs HIGH		7 8.5	12.5 16	mA mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER		TEST CONDITIONS	TEST CONDITIONS $C_L = 15pF$,		UNIT
			Min	Max	
t _{PLH}	Propagation delay	Waveform 1		5.5 5.5	ns

7473, LS73 Flip-Flops

Dual J-K Flip-Flop Product Specification

Logic Products

DESCRIPTION

The '73 is a dual flip-flop with individual J, K, Clock and direct Reset inputs. The 7473 is positive pulse-triggered. JK information is loaded into the master while the Clock is HIGH and transferred to the slave on the HIGH-to-LOW transition. For the 7473, the J and K inputs should be stable while the Clock is HIGH for conventional operation.

The 74LS73 is a negative edge-triggered flip-flop. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW Clock transition for predictable operation.

The Reset (\overline{R}_D) is an asynchronous active LOW input. When LOW, it overrides the Clock and Data inputs, forcing the Q output LOW and the \overline{Q} output HIGH.

ТҮРЕ	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
7473	20MHz	10mA
74LS73	45MHz	4mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to $+70$ °C
Plastic DIP	N7473N, N74LS73N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
СP	Clock input	2ul	4LSul
\overline{R}_D	Reset input	2ul	3LSul
J, K	Data inputs	1ul	1LSul
Q,Q	Outputs	10ul	10LSul


NOTE:

Where a 74 unit load (ul) is understood to be 40 μ A I $_{IH}$ and –1.6 mA I $_{IL}$, and a 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and –0.4 mA I $_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEE/IEC)



Flip-Flops 7473, LS73

LOGIC DIAGRAM



FUNCTION TABLE

		INPUTS		OUTPUTS		
OPERATING MODE	RD	<u>C</u> P(2)	J	K	Q	ā
Asynchronous reset (Clear)	L	х	x	×	L	н
Toggle	Н	Л	h	h	q	q
Load "0" (Reset)	Н	л	1	h	L	н
Load "1" (Set)	Н	J.	h	1	н	L
Hold "no change"	Н	V	1	1	q	q

- H = HIGH voltage level steady state.
- h = HIGH voltage level one set-up time prior to the HIGH-to-LOW Clock transition.⁽¹⁾
- L = LOW voltage level steady state.
- 1 = LOW voltage level one set-up time prior to the HIGH-to-LOW Clock transition.⁽¹⁾
- q = Lower case letters indicate the state of the referenced output prior to the HIGH-to-LOW Clock transition.
- X = Don't care
- I = Positive Clock pulse.

NOTES:

- The J and K inputs of the 7473 must be stable while the Clock is HIGH for conventional operation.
- The 74LS73 is edge triggered. Data must be stable one set-up time prior to the negative edge of the Clock for predictable operation.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	٧
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETER		74 74LS					
	PARAMETER	Min Nom		Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
VIH	HIGH-level input voltage	2.0			2.0			٧
VIL	LOW-level input voltage			+0.8			+0.8	٧
l _{iK}	Input clamp current			-12			-18	mA
Іон	HIGH-level output current			-400			-400	μА
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

Flip-Flops 7473, LS73

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		ARAMETER TEST CONDITIONS			7473			74LS73				
	PARAMETER	TE	ST CON	DITIONS	Min	Typ ²	Max	Min	Typ ²	Max	UNIT	
V _{OH}	HIGH-level output voltage	V _{CC} = MIf	1 _{OH} =	MIN, V _{IL} = MAX, MAX	2.4	3.4		2.7	3.4		٧	
		V _{CC} = MI		I _{OL} = MAX		0.2	0.4		0.35	0.5	V	
V _{OL}	LOW-level output voltage	V _{IH} = MI V _{IL} = MA	N,	I _{OL} = 4mA (74LS)	1				0.25	0.4	٧	
VIK	input clamp voltage	V		1, 1 ₁ = 1 _{1K}	†		-1.5			-1.5	٧	
			V ₁ = 5.5	V All inputs			1.0				mA	
,	Input current at maximum input voltage	V - MAY		J, K inputs						0.1	mA	
łį		V _{CC} = MAX	V ₁ = 7.0V	V R _D inputs						0.3	mA	
				CP inputs						0.4	mA	
	HtGH level input current Vice			J, K inputs			40				μΑ	
		Vcc ≈ MAX	V ₁ = 2.4	V R _D inputs			80				μА	
l _{IH}				CP inputs			80				μΑ	
.114	Then there in pair centers	100		J. K inputs						20	μΑ	
			$V_1 = 2.7V$	V R _D inputs						60	μΑ	
				CP inputs						80	μΑ	
				J. K inputs	CONT. IN TURNS OF THE SERVICE		-1.6			-0.4	mA	
$I_{\rm IL}$	LOW-level input current	$V_{GG} = MAX$	$V_1 = 0.4$	V Ā⊕ inputs			-3.2			-0.8	mA	
			ngan sa kabin kagawa dagawa dagawa da sa		CP inputs			-3.2			-0.8	mA
los	Short-circuit output current ³		V _{CG} ==	MAX	-18		-57	-20		-100	mA	
lcc	Supply current ⁴ (total)		V _{CC} =	MAX		10	40		4	8	mA	

NOTES:

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			7	' 4	74	LS	
PARAMETER		TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	UNIT	
			Min	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 3	15		30		MHz
t _{PLH}	Propagation delay Clock to output	Waveform 1, 'LS73 Waveform 3, '73		25 40		20 30	ns
t _{PLH} t _{PHL}	Propagation delay	Waveform 2		25 40		20 30	ns

NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.

^{3.} los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} With the Clock input grounded and all outputs open, I_{CC} is measured with the Q and Q̄ outputs HIGH in turn.


Flip-Flops

7473, LS73

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V


			74		74LS		
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W (H)	Clock pulse width (HIGH)	Waveform 1	20		20		ns
t _W (L)	Clock pulse width (LOW)	Waveform 1	47	-			ns
t _W (L)	Reset pulse width (LOW)	Waveform 2	25		25		ns
t _s	Set-up time J or K to Clock ^(a)	Waveform 1	0		20		ns
th	Hold time J or K to Clock	Waveform 1	0		0		ns


AC WAVEFORMS



Flip-Flops 7473, LS73

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMI		INPUT PULSE REQUIREMENTS								
FAMIL	PAMILT	Amplitude	Rep. Rate	Pulse Width	tTLH	tTHL				
74		3.0V	1MHz	500ns	7ns	7ns				
74L	S	3.0V	1MHz	500ns	15ns	6ns				
748	3	3.0V	1MHz	500ns	2.5ns	2.5ns				

7474, LS74A, S74 Flip-Flops

Dual D-Type Flip-Flop Product Specification

Logic Products

DESCRIPTION

The '74 is a dual positive edge-triggered D-type flip-flop featuring individual Data, Clock, Set and Reset inputs; also complementary Q and Q outputs.

Set (\overline{S}_D) and Reset (\overline{R}_D) are asynchronous active-LOW inputs and operate independently of the Clock input. Information on the Data (D) input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation. Although the Clock input is level-sensitive, the positive transition of the clock pulse between the 0.8V and 2.0V levels should be equal to or less than the clock-tooutput delay time for reliable operation.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
7474	25MHz	17mA
74LS74A	33MHz	4mA
74S74	100MHz	30mA

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual

ORDERING CODE

Ondermo odda							
PACKAGES	COMMERCIAL RANGE V _{CC} = 5V + 5%; T _A = 0°C to +70°C						
Plastic DIP	N7474N, N74LS74AN, N74S74N						
Plastic SO	N741S74A, N74S74D						

NOTE:


For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74	748	74LS
D	Input	168	1Su	1LSul
	Input	2ul	35ul	2LSul
Sn	Input	lui	25 u i	2LSul
CP	Input	2ul	2Sul	1LSul
Q.Q	Outputs	10ul	108ui	10LSul

Where a 74 unit load (ul) is understood to be $40\mu A~l_{H}$ and $-1~bmA~l_{L}$, a 74S and load (Sub is $50\mu A~l_{H}$ and =2.0mA $I_{IL},$ and 74LS unit load (LSuI) is $20\mu A~I_{IH}$ and $-0.4 mA~I_{IL}$


PIN CONFIGURATION




LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



LOGIC DIAGRAM



MODE SELECT - FUNCTION TABLE

00504700 MODE		INP	OUTPUTS			
OPERATING MODE	§D	RD	СР	D	Q	ā
Asynchronous Set	L	Н	Х	Х	Н	L
Asynchronous Reset	н	L	X	Х	L	Н
(Clear)						
Undetermined ⁽¹⁾	L	L	Х	X	Н	Н
Load "1" (Set)	Н	Н	1	h	Н	L
Load "0" (Reset)	Н	Н	1	1	L	Н

- H = HIGH voltage level steady state.
- h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.
- L = LOW voltage level steady state.
- 1 = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.
- X = Don't care.
- 1 = LOW-to-HIGH clock transition.

NOTE:

(1) Both outputs will be HIGH while both \overline{S}_D and \overline{R}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{R}_D go HIGH simultaneously.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	0.5 to +V _{CC}	٧
T _A	Operating free-air temperature range		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74		74LS			748			LINET
			Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
VIH	HIGH-level input voltage	2.0			2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8			+0.8	٧
l _{IK}	Input clamp current			-12			-18			-18	mA
Юн	HIGH-level output current			-400			-400			-1000	μΑ
loL	LOW-level output current			16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C



Flip-Flops

7474, LS74A, S74

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

_	·			.1		7474		7	4LS74	A	74574			
P	ARAMETER	TEST C	ONDITIONS	; '	Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$, $I_{OH} = MAX$		2.4	3.4		2.7	3.4		2.7	3.4		٧	
V _{OL}	LOW-level output	$V_{CC} = MIN,$ $V_{IH} = MIN,$	I _{OL} =	= MAX		0.2	0.4		0.35	0.5			0.5	٧
V OL	voltage	$V_{IL} = MAX$	I _{OL} = 4m	nA (74LS)					0.25	0.4				٧
VIK	Input clamp voltage	V _{CC} =	$MIN, I_1 = I_{IK}$				-1.5			-1.5			-1.2	٧
			V ₁ =	5.5V			1.0						1.0	mA
	Input current at		D input						0.1				mA	
i _i	maximum	$V_{\rm CC} = MAX$	$C = MAX$ $V_1 = 7.0V$	\overline{R}_D input						0.2				mA
	input voltage		1.01	\overline{S}_D input						0.2				mA
		, onago		CP input						0.1				mA
			D input			40							μΑ	
			V ₁ = 2.4V	\overline{R}_D input			120							μΑ
		V _{CC} = MAX	2.11	\overline{S}_D input			80							μΑ
l _{iH}	HIGH-level input			CP input			80							μΑ
,,,	current			D input						20			50	μΑ
			$V_1 = 2.7V$	\overline{R}_D input						40			150	μΑ
			V ₁ = 2.7 V	\overline{S}_D input						40			100	μΑ
				CP input						20			100	μΑ
				D input			-1.6			-0.4				mA
			V ₁ = 0.4V	\overline{R}_D input			-3.2			-0.8				mA
			V ₁ = 0.4V	\overline{S}_D input			-1.6			-0.8				mA
	LOW-level	V _{CC} = MAX		CP input			-3.2			-0.4				mA
h _L	input current ⁵	V _{CC} = IVIAX		D input									-2	mA
			V = 0.5V	R _D input									-6	mA
			V ₁ = 0.5V	\overline{S}_D input									-4	mA
				CP input									-4	mA
los	Short-circuit output current ³	Vc	⊖ = MAX		-18		-57	-20		-100	-40		-100	mA
lcc	Supply current ⁴ (total)	Vo	⊖ = MAX			17	30		4	8		30	50	mA

NOTES

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{\rm CC}=5V,\ T_{A}=25^{\circ}C.$

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Measure I_{CC} with the Clock inputs grounded and all outputs open, with the Q and \overline{Q} outputs HIGH in turn.

^{5.} Set is tested with reset HIGH and reset is tested with set HIGH.

Flip-Flops

7474, LS74A, S74

AC ELECTRICAL CHARACTERISTICS TA = 25°C, V_{CC} = 5.0V

			74		74LS		74		
PARAMETER		TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF,	$R_L = 2k\Omega$	C _L = 15pF,	$R_L = 280\Omega$	UNIT
			Min	Max	Min	Max	Min	Max	!
f _{MAX}	Maximum clock frequency	Waveform 1	15		25		75		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		25 40		25 40		9 9	ns
•	Propagation delay	Waveform 2		25		25		6	
t _{PLH}	Set or Reset to output	Waveform 2 CP = HIGH		25 40		40		13.5	ns
t _{PHL}	Set or Reset to output	Waveform 2 CP = LOW		40		40		8	ns


NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.


AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V


			74		74LS		748		
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	Min	Max	UNIT
t _W (H)	Clock pulse width (HIGH)	Waveform 1	30		25		6		ns
t _W (L)	Clock pulse width (LOW)	Waveform 1	37				7.3		ns
t _W (L)	Set or reset pulse width (LOW)	Waveform 2	30		25		7		ns
t _s (H)	Set-up time (HIGH) data to clock	Waveform 1	20		20		3		ns
t _s (L)	Set-up time (LOW) data to clock	Waveform 1	20		20		3		ns
t _h	Hold time data to clock	Waveform 1	5		5		2		ns

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC_i} see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = Termination$ resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

10 mg (2) 0

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries

Input Pulse Definition

- 4 4 4 1 V	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

7475, LS75 Latches

Quad Bistable Latch
Product Specification

Logic Products

FEATURES

- 4-bit bistable latch
- Refer to 74LS375 for V_{CC} and GND on corner pins

DESCRIPTION

The '75 has four bistable latches. Each 2-bit latch is controlled by an active HIGH Enable input (E). When E is HIGH, the data enters the latch and appears at the Q output. The Q outputs follow the Data inputs as long as E is HIGH. The data on the D inputs one set-up time before the HIGH-to-LOW transition of the enable will be stored in the latch. The latched outputs remain stable as long as the enable is LOW.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7475	18ns (t _{PLH}) 9ns (t _{PHL})	32mA
74LS75	15ns (t _{PLH}) 9ns (t _{PHL})	6.3mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7475N, N74LS75N
Plastic SO	N74LS25D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
D	Input	2ul	1LSUI
E	Input	4ul	4LSUI
All	Outputs	10ul	10LSul


NOTE

Where a 74 unit load (uI) is understood to be 40 μ A I $_{IH}$ and –1.6mA I $_{IL}$, and a 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and –0.4mA.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Latches 7475, LS75

LOGIC DIAGRAM



MODE SELECT - FUNCTION TABLE

OPERATING MODE	INP	UTS	OUTPUT	
OPERATING MODE	E	D	Q	ā
Data enabled	H	L H	L H	H
Data latched	L	х	q	q

H = HIGH voltage level

L = LOW voltage level

X ≈ Don't care

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	٧
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

	040445750		74		74LS			UNIT
	PARAMETER	Min	Nom	Max	Min	Nom	Max	UNII
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			>
VIL	LOW-level input voltage			+0.8			+0.8	٧
lık	Input clamp current			-12			-18	mA
Іон	HIGH-level output current			-400			-400	μ
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

 $^{{\}bf q}$ = Lower case letters indicate the state of referenced output one set-up time prior to the HIGH-to-LOW Enable transition.

Latches 7475, LS75

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			-1	7475			74LS75				
	PARAMETER	TEST C	TEST CONDITIONS1		Min Typ ²	Max	Min	Typ ²	Max	UNIT	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{II}	= MAX, V _I H = MAX	L = MAX,	2.4	3.4		2.7	3.4		٧
V	LOW-level	V _{CC} = MIN,	I _{OL} =	= MAX		0.2	0.4		0.35	0.5	٧
V _{OL}	output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = 4n	nA (74LS)					0.25	0.4	٧
VIK	Input ciamp voltage	V _{CC} =	MIN, $I_i = I_{ij}$	(-1.5			-1.5	٧
	Input current at		V _I = 5.5V				1.0				mA
ij	maximum input	$V_{CC} = MAX$	$V_1 = 7.0V$	D inputs						0.1	mA
	voltage		$V_1 = 7.0V$	E inputs						0.4	mA
			V ₁ = 2.4V	D inputs			80				μΑ
	HIGH-level input	V - MAY	V ₁ = 2.4V	E inputs			160				μΑ
I _{IH}	current	$V_{CC} = MAX$	$V_1 = 2.7V$	D inputs						20	μА
			V - 2.7 V	E inputs						80	μΑ
	LOW-level input	V MAY	V ₁ = 0.4V	D inputs			-3.2			-0.4	μА
liL	current	$V_{CC} = MAX$	V ₁ = 0.4V	E inputs			-6.4			-1.6	μΑ
los	Short-circuit output current ³	V _{CC} = MAX					-57	-20		-100	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX				32	53		6.3	12	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

				74		I LS		
	PARAMETER	TEST CONDITIONS	C _L = 15pF	, $R_L = 400\Omega$	C _L = 15pf	, R _L = 2k Ω	UNIT	
			Min	Max	Min	Max]	
t _{PLH} t _{PHL}	Propagation delay Data to Q output	Waveform 1		30 25		27 17	ns	
t _{PLH} t _{PHL}	Propagation delay Data to Q output	Waveform 2		40 15		20 15	ns	
t _{PLH} t _{PHL}	Propagation delay Enable to Q output	Waveform 3		30 15		27 25	ns	
t _{PLH} t _{PHL}	Propagation delay Enable to Q output	Waveform 3		30 15		30 15	ns	

5

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


^{4.} Measure I_{CC} with all inputs grounded and all outputs open.

Latches 7475, LS75


AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0V$


PARAMETER			7	4	74	UNIT	
		TEST CONDITIONS	Min	Max	Min	Max	UNII
t _W	Enable pulse width	Waveform 3	20		20		ns
ts	Set-up time, Data to Enable	Waveform 4	20		20		ns
t _h	Hold time, Data to Enable	Waveform 4	5.0		5.0	:	ns

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mbox{\scriptsize TLH}},~t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
74	3.0V	1MHz	1MHz 500ns		7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

5

7476, LS76 Flip-Flops

Dual J-K Flip-Flop
Product Specification

Logic Products

DESCRIPTION

The '76 is a dual J-K flip-flop with individual J, K, Clock, Set and Reset inputs. The 7476 is positive pulse-triggered. JK information is loaded into the master while the Clock is HIGH and transferred to the slave on the HIGH-to-LOW Clock transition. The J and K inputs must be stable while the Clock is HIGH for conventional operation.

The 74LS76 is a negative edge-triggered flip-flop. The J and K inputs must be stable only one set-up time prior to the HIGH-to-LOW Clock transition.

The Set (\overline{S}_D) and Reset (\overline{R}_D) are asynchronous active LOW inputs. When LOW, they override the Clock and Data inputs, forcing the outputs to the steady state levels as shown in the Function Table.

ТҮРЕ	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
7476	20MHz	10mA
74LS76	45MHz	4mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N7476N, N74LS76N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
CP	Clock input	2ul	2LSul
Ā _D , S̄ _D	Reset and Set inputs	2ul	2LSul
J, K	Data inputs	1ul	1LSul
a, ā	Outputs	10ul	10LSul


NOTE:

Where a 74 unit load (uI) is understood to be 40 μ A I $_{IH}$ and –1.6mA I $_{IL}$, and a 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and –0.4mA I $_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEE/IEC)



Flip-Flops 7476, LS76

LOGIC DIAGRAM



FUNCTION TABLE

005047110 11005			OUTPUTS				
OPERATING MODE	§ _D	RD	<u>CP</u> (2)	j	к	Q	Q
Asynchronous set	L	Н	X	Х	Х	Н	L
Asynchronous reset (Clear)	Н	L	X	X	×	L.	н
Undetermined ⁽¹⁾		L	X	×	×	н	н
Toggle	н Н	н	л	h	h	ā	a
Load "0" (Reset)	н і	Н	Л	ı	h	Ĺ	н
Load "1" (Set)	н Н	Н	Λ.	h	1	н	L
Hold "no change"	н	н	л	1	1	q	q

- = HIGH voltage level steady state.
- = HIGH voltage level one set-up time prior to the HIGH-to-LOW Clock transition. (3)
- = LOW voltage level steady state.
- LOW voltage level one set-up time prior to the HIGH-to-LOW Clock transition. (3)
- = Lower case letters indicate the state of the referenced output prior to the HIGH-to-LOW Clock transition.
- X = Don't care.

 \[\int = \text{Positive Clock pulse.} \]

NOTES:

- 1. Both outputs will be HIGH while both \overline{S}_D and \overline{R}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{R}_D go HIGH simultaneously.
- 2. The 74LS76 is edge triggered. Data must be stable one set-up time prior to the negative edge of the Clock for predictable operation.
- 3. The J and K inputs of the 7476 must be stable while the Clock is HIGH for conventional operation.

Flip-Flops

7476, LS76

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT	
Vcc	Supply voltage	7.0	7.0	٧	
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	٧	
I _{IN}	Input current	-30 to +5	-30 to +1	mA	
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V	
TA	T _A Operating free-air temperature range		0 to 70		

RECOMMENDED OPERATING CONDITIONS

PARAMETER			74			74LS		
		Min	Nom	Max	Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8	٧
l _{iK}	Input clamp current			-12			-18	mA
Юн	HIGH-level output current			-400			-400	μА
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

IC ELECTRICAL CHARACTERISTICS (Over recommended operating free air temperature range unless otherwise noted.)

		Tre			7476			74LS76				
PARAMETER		TEST CONDITIONS		Min	Typ ²	Max	Min	Typ ²	Max	UNIT		
Ион	HIGH-level output voltage	V _{CC} = MIN	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX		2.4	3.4		2.7	3.4		٧	
OL	LOW-level	V _{CC} = MI V _{IL} = MA		I _{OL} = MAX		0.2	0.4		0.35	0.5	٧	
UL	output voltage	V _{IH} = Mi	N loL	= 4mA (74LS)					0.25	0.4	٧	
′ıĸ	Input clamp voltage	٧ _c	C = MIN, I	= l _{IK}			-1.5			-1.5	٧	
			V	= 5.5V			1.0				mA	
	Input current at	* a		J, K Inputs						0.1	mA	
	maximum input voltage	V _{CC} = MAX	V ₁ = 7.0V	S _D , R _D Inputs						0.3	mA	
				CP Inputs						0.4	mA	
	HIGH-level input current V _{CC} = MAX	V		J, K Inputs			40				μΑ	
			V _i = 2.4V	S _D , R _D Inputs			80				μΑ	
				CP Inputs			80				μΑ	
Н			J, K Inputs						20	μΑ		
			# ALLOWER WITH THE THE	V ₁ = 2.7V	S _D , R _D Inputs						60	μΑ
				CP Inputs						80	μΑ	
				J, K Inputs			-1.6			-0.4	mA	
	LOW-level input current ⁵	V _{CC} = MAX,	$V_{\parallel} = 0.4V$	S _D , R _D Inputs			-3.2			-0.8	mA	
No. of the last of				CP Inputs			-3.2			-0.8	mA	
)S	Short-circuit output current ³	Ber Anderson (St. Charles) Berker (St. St. St. St. St. St. St. St. St. St.	V _{CC} = MAX		-18		-57	-20		-100	mA	
C	Supply current ⁴ (total)	ment of the Management and Management (Small Laboratory Const.) in the Association (Const.)	V _{CC} = MAX			10	40		4	8	mA	

TES:

ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER			7	74	74LS		
		TEST CONDITIONS	$C_L = 15 pF, R_L = 400 \Omega$		$C_L = 15 pF, R_L = 2 k\Omega$		UNIT
			Min	Max	Min	Max	
	Maximum clock frequency	Waveform 3	15		30		MHz
	Propagation delay Clock to output	Waveform 1, 'LS76 Waveform 3, '76		25 40		20 30	ns
	Propagation delay S _D or R _D to output	Waveform 2		25 40		20 30	ns

E:

5

or conditions shown as MiN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

If typical values are at $V_{\rm CC} = 5 \text{V}$, $T_{A} = 25 ^{\circ} \text{C}$.

 $_{1S}$ is tested with $V_{OUT} = \pm 0.5V$ and $V_{CC} = V_{CC}$ MAX $\pm 0.5V$. Not more than one output should be shorted at a time and duration of the short circuit should not coed one second.

With the Clock input grounded and all outputs open, $I_{\overline{CC}}$ is measured with the \overline{Q} and $\overline{\overline{Q}}$ outputs HIGH in turn.

 i_D is tested with \overline{R}_D HIGH, and \overline{R}_D is tested with \overline{S}_D HIGH.


ndustry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width of duty cycle.

Flip-Flops 7476, LS76

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER		TEGT CONDITIONS	74		74LS		
		TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W (H)	Clock pulse width (HIGH)	Waveform 1	20		20		ns
t _W (L)	Clock pulse width (LOW)	Waveform 1	47				ns
t _W (L)	Reset pulse width (LOW)	Waveform 2	25		25		ns
ts	Set-up time J or K to Clock(C)	Waveform 1	0		20		ns
t _h	Hold time J or K to Clock	Waveform 1	0		0		ns

AC WAVEFORMS





5

Flip-Flops

7476, LS76

TEST CIRCUITS AND WAVEFORMS





 $V_{M} = 1.3V$ for 74LS; $V_{M} = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.

- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.
- D = Diodes are 1N916, 1N3064, or equivalent.
- $t_{\text{TLH.}} \ t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

5 4 4 H V	IN	PUT PULSE	REQUIREME	NTS	
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns

7483, LS83A Adders

4-Bit Full Adder Product Specification

Logic Products

FEATURES

- · High speed 4-bit binary addition
- · Cascadeable in 4-bit increments
- LS83A has fast internal carry lookahead
- See '283 for corner power pin

DESCRIPTION

The '83 adds two 4-bit binary words (A_n plus B_n) plus the incoming carry. The binary sum appears on the Sum outputs ($\Sigma_1 - \Sigma_4$) and the outgoing carry (C_{OUT}) according to the equation:

$$C_{IN} + (A_1 + B_1) + 2(A_2 + B_2) + 4(A_3 + B_3) + 8(A_4 + B_4) = \sum_{1} + 2\sum_{2} + 4\sum_{3} + 8\sum_{4} + 16C_{OUT}$$

Where (+) = plus.

Due to the symmetry of the binary add function, the '83 can be used with either all active-HIGH operands (positive logic) or with all active-LOW operands (negative logic). See Function Table. With active-HIGH inputs, C_{IN} cannot be left open; it must be held LOW when no ''carry in'' is intended. Interchanging inputs of equal weight does not affect the operation, thus C_{IN} , A_1 , B_1 , can arbitrarily be assigned to pins 10, 11, 13, etc.

TYPE	TYPICAL ADD TIMES (TWO 8-BIT WORDS)	TYPICAL SUPPLY CURRENT (TOTAL)
7483	23ns	66mA
74LS83A	25ns	19mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7483N, N74LS83AN
Plastic SO	N74LS83AD

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
A ₁ , B ₁ , A ₃ , B ₃ , C _{IN}	Inputs	2ul	
A ₂ , B ₂ , A ₄ , B ₄	Inputs	1ul	
A, B	Inputs		2LSul
C _{IN}	Input		1LSul
Sum	Outputs	10ul	10LSul
Carry	Output	5ul	10LSul


NOTE

Where a 74 unit load (uI) is understood to be $40\mu A~l_{IH}$ and $-1.6mA~l_{IL}$, and a 74LS unit load (LSuI) is $20\mu A~l_{IH}$ and $-0.4mA~l_{II}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)




Adders

7483, LS83A

LOGIC DIAGRAM



LOGIC DIAGRAM



Adders 7483, LS83A

FUNCTION TABLE

PINS	CIN	A ₁	A ₂	A ₃	A ₄	B ₁	B ₂	B ₃	В4	Σ 1	Σ2	Σ3	Σ4	COUT
Logic Levels	L	L	Н	L	Н	н	L	L	н	Н	Н	L	L	Н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

(10 + 9 = 19)(carry + 5 + 6 = 12)

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	O to	o 70	°C

RECOMMENDED OPERATING CONDITIONS

		- Control of Control o		74		74LS			
	PARAMETER		Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage		4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage		2.0			2.0			٧
V _{IL}	LOW-level input voltage				+0.8			+0.8	V
lik	Input clamp current				-12			-18	mA
	110111	Sum			-800			-400	μΑ
Гон	HIGH-level output current	Carry			-400			-400	μΑ
		Sum			16			8	mA
lOL	LOW-level output current	Carry			8			8	mA
TA	Operating free-air temperature	<u> </u>	0		70	0		70	°C

Adders 7483, LS83A


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	0.40.445750			1		7483		74LS83A			
	PARAMETER	1	EST CON	IDITIONS ¹	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage		$V_{CC} = MIN, V_{IH} = MIN,$ $V_{IL} = MAX, I_{OH} = MAX$		2.4	3.4		2.7	3.4		٧
Vo	LOW-level output voltage	V _{CC} = N V _{IH} = N		I _{OL} = MAX		0.2	0.4		0.35	0.5	٧
*OL	LOW-level output voltage	V _{IL} = N		I _{OL} = 4mA (74LS)					0.25	0.4	٧
VIK	Input clamp voltage		V _{CC} = MII	N , $I_i = I_{iK}$			-1.5			-1.5	٧
	Input current at maximum			V _I = 5.5V			1.0				mA
11	input voltage	$V_{CC} = MAX$) / 7 O) /	A, B inputs						0.2	mA
			V = 7.0V	C _{IN} input						0.1	mA
			V 2 4V	A ₁ , B ₁ , A ₃ , B ₃ , C _{IN} A ₂ , B ₂ , A ₄ , B ₄			80				μΑ
l _{IH}	HIGH-level input current	V _{CC} = MAX		A ₂ , B ₂ , A ₄ , B ₄			40				μΑ
чн	mannever input current	ACC - MAY	V 2 7V	A, B inputs						40	μΑ
			V - 2.7 V	C _{IN} input						20	μΑ
			A ₁ ,	B ₁ , A ₃ , B ₃ , C _{IN}			-3.2				mA μA μA μA μA mA mA
l _{IL}	LOW-level input current	V _{CC} = MAX	Δ,	₂ , B ₂ , A ₄ , B ₄			-1.6				mA
'IL	LOVV-level input current	$V_1 = 0.4V$		A, B inputs						-0.8	mA
				C _{IN} input						-0.4	mA
los	Short-circuit output	V _{CC} = MAX		Sum outputs	-18		-55	-20		-100	mA
ios	current ³	ACC - MAY		C _{OUT} output	-18		-70	-20		-1.5 N m 0.2 m 0.1 m μ 40 μ 20 μ -0.8 m -0.4 m -100 m -100 m 34 m	mA
		V _{CC} = MAX	All inputs at 4.5V			66	110		19	34	V mA mA μA μA μA μA mA mA mA mA mA mA mA mA mA
Icc	Supply current (total)	outputs	Ali	inputs grounded					22	39	mA
		open	1	inputs low, other nputs at 4.5V					19	34	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORMS




Adders 7483, LS83A

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74		7	4LS	UNIT	
	PARAMETER	TEST CONDITIONS	C _L = 50pF	, R _L = 400 Ω	C _L = 15pl			
			Min	Max	Min	Max		
t _{PLH}	Propagation delay C_{IN} to Σ_1	Waveforms 1 & 2		34 34		24 24	ns	
t _{PLH} t _{PHL}	Propagation delay C_{IN} to Σ_2	Waveforms 1 & 2		35 35		24 24	ns	
t _{PLH} t _{PHL}	Propagation delay C_{IN} to Σ_3	Waveforms 1 & 2		50 40		24 24	ns	
t _{PLH} t _{PHL}	Propagation delay C_{IN} to Σ_4	Waveforms 1 & 2		50 50		24 24	ns	
t _{PLH} t _{PHL}	Propagation delay A_i or B_i to Σ_i	Waveforms 1 & 2		40 35		24 24	ns	
t _{PLH} t _{PHL}	Propagation delay C _{IN} to C _{OUT}	Waveform 2 $R_L = 780\Omega \text{ for } 7483$		20 20		17 22	ns	
t _{PLH} t _{PHL}	Propagation delay A _i or B _i to C _{OUT}	Waveforms 1 & 2 $R_L = 780\Omega$ for 7483		22 22		17 17	ns	

TEST CIRCUITS AND WAVEFORMS



 $V_{M} \approx 1.3V$ for 74LS; $V_{M} = 1.5V$ for all other TTL families. Input Pulse Definition

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}}, \ t_{\text{THL}}$ Values should be less than or equal to the table entries.

	IN	PUT PULSE	REQUIREME	NTS	-					
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}					
74	3.0V	1MHz	500ns	7ns	7ns					
74LS	3.0V	1MHz	500ns	15ns	6ns					
74S	3.0V	1MHz	500ns	2.5ns	2.5ns					

Signetics

7485, LS85, S85 Comparators

4-Bit Magnitude Comparator Product Specification

Logic Products

FEATURES

- Magnitude comparison of any binary words
- Serial or parallel expansion without extra gating
- Use 74S85 for very high speed comparisons

DESCRIPTION

The '85 is a 4-bit magnitude comparator that can be expanded to almost any length. It compares two 4-bit binary, BCD, or other monotonic codes and presents the three possible magnitude results at the outputs. The 4-bit inputs are weighted (A_0-A_3) and (B_0-B_3) , where A_3 and B_3 are the most significant bits.

The operation of the '85 is described in the Function Table, showing all possible logic conditions. The upper part of the table describes the normal operation under all conditions that will occur in a single device or in a series expansion scheme.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7485	23ns	55mA
74LS85	23ns	10mA
74S85	12ns	73mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7485N, N74LS85N, N74S85N
Plastic SO	N74LS85D, N74S85D

NO1

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74S	74LS
$A_0 - A_3$, $B_0 - B_3$, $I_{A = B}$	Inputs	3ul	3Sul	3LSul
I _{A < B} , I _{A > B}	Inputs	1ul	1Sul	1LSul
A = B, $A < B$, $A > B$	Outputs	10ul	10Sul	10LSul


NOTE

Where a 74 unit load (uI) is understood to be $40\mu A \mid_{IH}$ and $-1.6mA \mid_{IL}$, a 74S unit load (SuI) is $50\mu A \mid_{IH}$ and $-2.0mA \mid_{IL}$, and 74LS unit load (LSuI) is $20\mu A \mid_{IH}$ and $-0.4mA \mid_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



December 4, 1985 5-125 853-0570 81501

7485, LS85, S85

LOGIC DIAGRAM



In the upper part of the table the three outputs are mutually exclusive. In the lower part of the table, the outputs reflect the feedforward conditions that exist in the parallel expansion scheme.

The expansion inputs $I_{A>B}$, $I_{A=B}$, and $I_{A<B}$ are the least significant bit positions. When used for series expansion, the A>B, A=B and A<B outputs of the least significant word are connected to the corresponding $I_{A>B}$, $I_{A=B}$, and $I_{A<B}$ inputs of the next higher stage. Stages can be added in this manner to any length, but a propagation delay penalty of about 15ns is added with each additional stage. For proper operation the expansion inputs of the least significant word should be tied as follows: $I_{A>B} = LOW$, $I_{A=B} = HIGH$, and $I_{A<B} = LOW$.

The parallel expansion scheme shown in Figure 1 demonstrates the most efficient general use of these comparators. In the parallel expansion scheme, the expansion inputs can be used as a fifth input bit position except on the least significant device which must be connected as in the serial scheme. The expansion inputs are used by labeling $l_{A>B}$ as an "A" input, $l_{A<B}$ as a "B" input and setting $l_{A=B}$ LOW. The '85 can be used as a 5-bit comparator only when the outputs are used to drive the (A_0-A_3) and (B_0-B_3) inputs of another '85 device. The parallel technique can be expanded to any number of bits as shown in Table 1.

FUNCTION TABLE

	COMPARIN	G INPUTS		CAS	CADING IN	PUTS		OUTPUTS	
A ₃ , B ₃	A ₂ , B ₂	A ₁ , B ₁	A ₀ , B ₀	I _{A > B}	I _A < B	I _A = B	A > B	A < B	A = B
A ₃ > B ₃	X	X	X	Х	Х	Х	н	L	L
$A_3 < B_3$	X	X	X	X	X	X	L	н	L
$A_3 = B_3$	$A_2 > B_2$	X	X	×	×	×	Н	L	L
$A_3 = B_3$	A ₂ < B ₂	X	X	×	X	X	L	Н	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 > B_1$	x	×	×	×	Н	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 < B_1$	×	×	×	×	L	Н	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 > B_0$	×	×	×	Н	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 < B_0$	×	X	×	L	н	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	н	L	L	н	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	Н	L	L	н	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	L	н	L	L	н
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	X	Х	Н	L	L	Н
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	н	н	L	L	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	L	L	н	н	L

H = HIGH voltage level

L = LOW voltage level

X = Don't care

7485, LS85, S85




Table 1

WORD	NUMBER OF	ТҮР	ICAL SPE	EDS
LENGTH	PACKAGES	74	74S	74LS 23ns 46ns
1 – 4 Bits	1	23ns	12ns	23ns
5 – 25 Bits	2-6	40ns	22ns	46ns
25 – 120 Bits	8 – 31	63ns	34ns	69ns

Signetics Logic Products Product Specification

Comparators

7485, LS85, S85

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	٧
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74			74LS		74S			UNIT
	FARAMETER		Nom	Max	Min	Nom	Max	Min	Nom	Max	UNII
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			2.0			٧
VIL	LOW-level input voltage			+0.8			+ 0.8			+ 0.8	V
I _{IK}	Input clamp current			-12			- 18			-18	mA
Іон	HIGH-level output current			-400			-400			-1000	μΑ
loL	LOW-level output current			16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

7485, LS85, S85

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	242445777			1		7485			74LS8	5		74585		UNIT
	PARAMETER	TE	ST CONE	DITIONS	Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage			= MIN, V _{IH} = MIN, MAX, I _{OH} = MAX		3.4		2.7	3.4		2.7	3.4		٧
V _{OL}	LOW-level output	V _{IH} = MI	V _{CC} = MIN, V _{IH} = MIN,			0.2	0.4		0.35	0.5			0.5	V
V _{IK}	voltage Input clamp voltage		$V_{CC} = MIN, I_{I} = I_{IK}$				-1.5		0.25	0.4 -1.5			-1.2	V
	Input			V _I = 5.5V			1.0						1.0	mA
i	current at maximum input voltage	V _{CC} = MAX	V _I = 7.0\	Other inputs						0.1				mA mA
			V _i = 2.4\	Other			40 120							μΑ
lін	HIGH-level input	V _{CC} = MAX	***************************************	inputs			120			20			50	μΑ
	current		V _I = 2.7\	Other inputs						60			150	μΑ
				I _{A < B} , I _{A > B}			-1.6			-0.4				mA
l _H	LOW-level	V _{CC} = MAX	V ₁ = 0.4\	Other inputs			-4.8			-1.2				mA
'IL	current	ACC - MIVY	V ₁ = 0.5\	I _{A < B} , I _{A > B}									-2.0	mA
			V ₁ = 0.51	Other inputs									-6.0	mA
los	Short-circuit output current ³		V _{CC} = MAX		-18		-55	-20		-100	-40		-100	mA
lcc	Supply current ⁴		V _{CC} = N	/AX		55	88		10.4	20		73	115	mA
	(total)	S54S8	55W only,	T _A = 125°C									110	mA

NOTES

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


^{4.} I_{CC} is measured with outputs open, A = B grounded, and all other inputs at 4.5V.


7485, LS85, S85

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

		:	7	74	74	LS	7.	48	
PARAMETER		TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	, $R_L = 2k\Omega$	C _L = 15pF,	$R_L = 280\Omega$	UNIT
			Min	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay A or B input to A < B, A > B output	Waveform 1 3 logic levels		26 30		36 30		16 16.5	ns
t _{PLH}	Propagation delay A or B input to A = B output	Waveform 2 4 logic levels		35 30		45 45		18 16.5	ns
t _{PLH}	Propagation delay $I_{A < B}$ and $I_{A = B}$ input to $A > B$ output	Waveform 1 1 logic level		11 17		22 17		7.5 8.5	ns
t _{PLH} t _{PHL}	Propagation delay I _{A = B} input to A = B output	Waveform 2 2 logic levels		20 17		20 26		10.5 7.5	ns
t _{PLH}	Propagation delay I _{A > B} and I _{A = B} input to A < B output	Waveform 1 1 logic level		11 17		22 17		7.5 8.5	ns


AC WAVEFORMS






7485, LS85, S85

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 $R_T = Termination$ resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

	F 4 4 4 11 1/	INPUT PULSE REQUIREMENTS									
•	FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL} 7ns 6ns 2.5ns					
	74	3.0V	1MHz	500ns	7ns	7ns					
	74LS	3.0V	1MHz	500ns	15ns	6ns					
	74S	3.0V	1MHz	500ns	2.5ns	2.5ns					

Signetics

7486, LS86, S86 Gates

Quad Two-Input Exclusive-OR Gate Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7486	14ns	30mA
74LS86	10ns	6.1mA
74S86	7ns	50mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7486N, N74LS86N, N74S86N
Plastic SO	N74LS86D, N74S86D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74S	74LS
A, B	Inputs	1ul	1Sul	1LSul
Υ	Output 1	10ul	10Sul	10LSul

NOTE


Where a 74 unit load (uI) is understood to be $40\mu A I_{IH}$ and $-1.6mA I_{IL}$, a 74S unit load (SuI) is $50\mu A I_{IH}$ and $-2.0mA I_{IL}$, and a 74LS unit load (LSuI) is $20\mu A I_{IH}$ and $-0.4mA I_{IL}$.

FUNCTION TABLE INPUTS


INP	INPUTS				
A	Y				
L	L	L			
L	Н	н			
н	L	Н			
н	н	L			

H = HIGH voltage level L = LOW voltage level


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


Western Control of Control	PARAMETER	74	74LS	74S	UNIT
V_{GC}	Supply voltage	7.0	7.0	7.0	V
VIN	input voltage	~0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	V
IIN	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
Тд	Operating free air temperature range		9 to 70	COLUMN STORES COLUMN STORES ST	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER			74			74LS		74S			
	PANAMEICA		Min	Nom M	Max	Min	n Nom	Max	Min	Nom	Max	UNIT
V_{GG}	Supply voltage		4.75	5.6	5.25	4.75	5.0	5.25	4.75	5.0	5.25	V
ViH	HIGH-level input voltage		2.0			2.0	-		2.0			V
Vit	LOW-level input voltage				+08		-	+0.8			+08	V
lik	Input clamp current				-12			-18			-18	mA
Юн	HIGH-level output current				-800			- 400	Marine and the second		-1000	μΑ
lot	LOW-level output current				16			8	PPR 7- 100 - 1		20	mΑ
TA	Operating free air temperature		-0		70	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





 $V_{M} = 1.3V$ for 74LS; $V_{M} = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to $V_{\rm CC}$; see AC CHARACTERISTICS for value.

 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input	Pulse	Definition

FAMILY	iN	PUT PULSE	REQUIREME	NTS	-						
T MMIL I	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}						
74	3.0V	1MHz	500ns	7ns	7ns						
74LS	3.0V	1MHz	500ns	15ns	6ns						
748	3.0V	1MHz	500ns	2.5ns	2.5ns						

Ş

Gates

7486, LS86, S86


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST CONDITIONS ¹		7486			74LS86			74S86			
				Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} V _{IL} = MAX, I _{OH}		2.4	3.4		2.7	3.4	- Christian Communication of Communicati	2.7	3.4		V
\/	LOW-level	V _{CC} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5			0.5	٧
VOL	output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = 4mA (74LS)					0.25	0.4				V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _i =	$V_{CC} = MIN, I_1 = I_{IK}$			-1.5			-1.5			-1.2	٧
	Input current at maximum V _{CC} = MAX	V _I = 5.5V			1.0						1.0	mA	
l _i	input voltage	V _{CC} = MAX	V _I = 7.0V						0.2				mA
,	HIGH-level	V - MAY	V _I = 2.4V			40							μΑ
ΊΗ	input current	V _{CC} = MAX	V _I = 2.7V						40			50	μΑ
	LOW-level	V - MAY	V _I = 0.4V			-1.6			-0.8				mA
IIL	input current	V _{CC} = MAX	V _I ≈ 0.5V						-			-2.0	mA
los	Short-circuit output current ³	V _{CC} = MAX	V _{CC} = MAX			-55	-15		-100	-40		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX	V _{CC} = MAX		30	50		6.1	10		50	75	mA

NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. I_{CC} is measured with inputs grounded an outputs open

AC WAVEFORMS



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			74		74	LS	7-		
	PARAMETER	TEST CONDITIONS	$C_L = 15 pF, R_L = 400 \Omega$		$C_L = 15 pF, R_L = 2 k\Omega$		C _L = 15pF,	UNIT	
			Min	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay A or B to output	Other input LOW Waveform 2		23 17	Control of the Contro	23 17		10.5 10	ns
t _{PLH} t _{PHL}	Propagation delay A or B to output	Other input HIGH Waveform 1		30 22	Manageri unit. An injes ann agusentrus yn geneg enemysg	30 22		10.5 10	ns

Signetics

7490, LS90 Counters

Decade Counter
Product Specification

Logic Products

DESCRIPTION

The '90 is a 4-bit, ripple-type Decade Counter. The device consists of four master-slave flip-flops internally connected to provide a divide-by-two section and a divide-by-five section. Each section has a separate Clock input to initiate state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes.

A gated AND asynchronous Master Reset (MR₁·MR₂) is provided which overrides both clocks and resets (clears) all the flip-flops. Also provided is a gated AND asynchronous Master Set (MS₁·MS₂) which overrides the clocks and the MR inputs, setting the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the device may be operated in various counting modes. In a BCD (8421) counter the \overline{CP}_1 input must be externally connected to the Q_0 output. The \overline{CP}_0 input receives the incoming count producing a BCD count sequence. In a symmetrical Bi-quinary divide-by-ten

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT
7490	30MHz	30mA
74LS90	42MHz	9mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ± 5%; T _A = 0°C to +70°C					
Plastic DIP	N7490N, N74LS90N					

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
CP₀	Input	2ul	6LSul
CP₁	Input	4ul	8LSul
MR, MS	Inputs		1ul
Q ₀ – Q ₃	Outputs	10ul	10LSul


NOTE

Where a 74 unit load (uI) is understood to be 40 μ A I $_{IH}$ and –1.6 mA I $_{IL}$, and a 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and –0.4 mA I $_{IL}$.


counter the Q_3 output must be connected externally to the \overline{CP}_0 input. The input count is then applied to the CP_1 input and a divide-by-ten square wave is obtained at output Q_0 . To operate as a divide-by-two and a divide-by-five count-

er no external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function ($\overline{CP_0}$ as the input and Q_0 as the output). The $\overline{CP_1}$ input is used to obtain a divide-by-five operation at the Q_2 output.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




December 4, 1985 5-135 853-0571 81501

7490, LS90

Counters

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

and a street or grown a street date of	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	٧
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
IN	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to + V _{CC}	-05 to +V _{CC}	V
TA	Operating free-air temperature range	0 10	o 70	,C

MODE SELECTION -**FUNCTION TABLE**

RES	ET/SE	OUTPUTS										
MR ₁	MR ₂	MS,	MS ₂	Qo	Q_1	Q_2	Q_3					
H	Н	L	Χ	í.	Ĺ.	L.	L					
Н	Н	Х	L	L.	L	L	L					
Х	X	Н	Н	Н	L	L.	H					
L	X	L	X		Co	unt						
X	L	Х	L		Co	unt						
L	X	X	L	Count								
Н	L	L	X		Co	Count						

H = HIGH voltage level

L = LOW voltage level

X = Don't care

BCD COUNT SEQUENCE -**FUNCTION TABLE**

	OUTPUTS							
COUNT	Q_0	Q ₁	Q ₂	Q ₃				
0	L	L.	L	L				
1	Н	L	L	L				
2	L	Н	L	l.				
3	H	H	L.	L				
4	i.	L	Н	Ł				
5	H	L	Н	L				
6	L	H	H	L				
7	Н	Н	H	L				
8	L	L	L	H				
9	H	L	L	H				

NOTE

Output Q₀ connected to input $\widetilde{\mathbb{C}}\widetilde{\mathbb{P}}_3$

NOTE:

 V_{IN} is limited to +5.5V on \overline{CP}_0 and \overline{CP}_1 inputs on the 74i S90 only

RECOMMENDED OPERATING CONDITIONS

	The second secon	- Andrews	74			74LS			
	PARAMETER	Min	Nom	Max	Min	Nom	Max	UNIT	
/cc	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V	
/1H	HIGH-level input voltage	2.0			2.0			V	
/11. /11	LOW-level input voltage	AND AND THE PROPERTY OF THE PR		+ 0.8			+ 0.8	٧	
K	input clamp current	Action (All Control of		12			-18	mA	
 Эн	HIGH-level output current	No. of the companion of the control		-800			400	μΑ	
Ωι	LOW-level output current			16			8	mA	
T _A	Operating free-air temperature	0		70	0		70	°C	

Counters 7490, LS90

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

						7490		74LS90			UNIT
	PARAMETER		TEST COND	OITIONS'	Min	Typ ²	Max	Min	Typ ²	Max	UNII
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IL} = MAX, I		,	2.4	3.4		2.7	3.4		٧
.,	LOW In the second contains	V _{CC} = MIN,	I _{OL} = MAX			0.2	0.4		0.35	0.5	V
VOL	LOW-level output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$		I _{OL} = 4mA (74LS)					0.25	0.4	V
VIK	Input clamp voltage	V _{CC} = MIN,	I _I = I _{IK}				-1.5			-1.5	٧
			V _I = 5.5V	All inputs '90			1.0				mA
	Input current at maximum input voltage	V _{CC} = MAX	$V_1 = 7.0V$	MR, MS inputs						0.1	mA
h			V _I = 5.5V	CP ₀ input						0.2	mA
				CP₁ input						0.4	mA
		V _{CC} = MAX	V ₁ = 2.4V	MR, MS inputs			40				μΑ
				CP₀ input			80				μΑ
Ьн	HIGH-level input current			CP₁ input			160				μА
чн	nigh-level input current		V _I = 2.7V	MR, MS inputs						20	μΑ
				CP₀ input ⁵						40	μΑ
				CP₁ input ⁵						80	μΑ
				MR, MS inputs			-1.6			-0.4	mA
$I_{\rm IL}$	LOW-level input current	V _{CC} = MAX	$V_1 = 0.4V$	CP ₀ input			-3.2			-2.4	mA
				CP₁ input			-6.4			-3.2	mA
los	Short-circuit output current ³	V _{CC} = MAX	AX				-55	-20		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX				30	53		9	15	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.1&}lt;sub>CC</sub> is measured with all outputs open, both MR inputs grounded following momentary connection to 4.5V, and all other inputs grounded.

^{5.} The maximum limit for the 54LS90 only is 80μA for \overline{CP}_0 and 160μA for \overline{CP}_1 inputs.

Signetics Logic Products Product Specification

Counters 7490, LS90

AC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

				74	74	LS		
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	, R _L = 400 Ω	C _L = 15pF	UNIT		
			Min	Max	Min	Max		
f _{MAX} f _{MAX}	Input count frequency, \overline{CP}_0 to Q_0 Input count frequency, \overline{CP}_1 to Q_1	Waveform 1	10 10		32 16		MHz	
t _{PLH} t _{PHL}	Propagation delay CP ₀ input to Q ₀ output	Waveform 1				16 18	ns	
t _{PLH} t _{PHL}	Propagation delay CP ₁ input to Q ₁ output	Waveform 1				16 21	ns	
t _{PLH} t _{PHL}	Propagation delay CP ₁ input to Q ₂ output	Waveform 1				32 35	ns	
t _{PLH} t _{PHL}	Propagation delay CP ₁ input to Q ₃ output	Waveform 1				32 35	ns	
t _{PLH}	Propagation delay CP ₀ input to Q ₃ output	Waveform 1		100 100		48 50	ns	
t _{PHL}	MR input to any output	Waveform 2				40	ns	
tpLH	MS input to Q ₀ and Q ₃ outputs	Waveform 3				30	ns	
t _{PHL}	MS input to Q1 and Q2 outputs	Waveform 2				40	ns	

NOTE:

December 4, 1985


Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_{fr} pulse width or duty cycle.

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V


	DAR/METER	TEGT CONDITIONS	7	74		74LS	
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNIT
tw	CP₀ pulse width	Waveform 1	50		15		ns
t _W	CP₁ pulse width	Waveform 1	50		30		ns
tw	MS, MR pulse width	Waveform 2	50		15		ns
t _{rec}	Recovery time, MR to CP	Waveform 2			25		ns
t _{rec}	Recover time, MS to CP	Waveforms 2 & 3			25		ns

Counters 7490, LS90

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 $R_L = Load$ resistor to $V_{CC};$ see AC CHARACTERISTICS for value $C_L = Load$ capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT}

of Pulse Generators.
D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mathsf{TLH}},\ t_{\mathsf{THL}}$ Values should be less than or equal to the table entries

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS					
FAMILT	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}	
74	3.0V	1MHz	500ns	7ns	7ns	
74LS	3.0V	1MHz	500ns	15ns	6ns	
74S	3.0V	1MHz	500ns	2.5ns	2.5ns	

Signetics

7491A Register

8-Bit Shift Register
Product Specification

Logic Products

FEATURES

- 8-bit serial-in-serial-out shift register
- Common buffered clock
- 2-input gate for serial data entry
- True and Complement outputs

DESCRIPTION

The '91A is an 8-bit serial-in-serial-out shift register. The serial data is entered through a 2-input AND gate (DSa and D_{Sh}). HIGH data is entered when both DSa and DSb are HIGH. LOW data is entered when either Serial Data input is LOW. The Data inputs are edge-triggered and must be stable just one set-up time prior to the LOW-to-HIGH transition of the Clock input (CP) for predictable operation. The data is shifted one bit to the right $(Q_0 \rightarrow Q_2 \rightarrow Q_7)$ synchronous with each LOW-to-HIGH clock transition. The '91A has no reset capacity, so initialization requires the shifting in of at least 8 bits of known data.

Once the register is fully loaded, the Q output follows the Serial inputs delayed by eight clock pulses. The Complement (\overline{Q}) output from the last stage is also available for simpler decoding applications.

TYPE	TYPE TYPICAL f _{MAX} TYPICAL SUPPLY (TOTAL)	
7491A	18MHz	3.5mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$	
Plastic DIP	N7491AN	

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
All	Inputs	1ul
All	Outputs	10ul


NOTE:

A 74 unit load (ul) is understood to be 40 µA IIH and -1.6mA IIL.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Register

7491A

LOGIC DIAGRAM



MODE SELECT - FUNCTION TABLE

OPERATING MODE		INPUTS	3	FIRST	STAGE	OUTPUTS	
OPERATING MODE	СР	D _{Sa}	D _{Sb}	Q ₀	$\overline{\mathbf{Q}}_{0}$	Q ₇	$\overline{\mathbf{Q}}_7$
Shift, reset first stage	† †	i X	X	L L	H	96 96	9 ₆ 9 ₆
Shift, set first stage	1	h	h	Н	L	q 6	\bar{q}_{6}

H = HIGH voltage level.

- h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.
- L = LOW voltage level.
- I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.
- qn = Lower case letters indicate the state of the referenced register output one set-up time prior to the LOW-to-HIGH clock transition.
- X = Don't care. ↑ = LOW-to-HIGH clock transition.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +5.5	V
IIN	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage			2.0	V
V _{IL}	LOW-level input voltage			+ 0.8	V
I _{IK}	Input clamp current			-12	mA
Юн	HIGH-level output current			-400	μΑ
loL	LOW-level output current			16	mA
TA	Operating free-air temperature	0		70	°C



Register 7491A


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		Trop couplings		7491 A		
	PARAMETER	TEST CONDITIONS ¹	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX,$ $I_{OH} = MAX$	2.4	3.4		٧
V _{OL}	LOW-level output voltage	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$ $I_{OL} = MAX$		0.2	0.4	٧
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_i = I_{IK}$			-1.5	٧
l ₁	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 5.5V$			1.0	mA
hн	HIGH-level input current	$V_{CC} = MAX, V_I = 2.4V$			40	μΑ
IIL	LOW-level input current	$V_{CC} = MAX, V_I = 0.4V$			-1.6	mA
los	Short-circuit output current ³	V _{CC} = MAX	-18		-57	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX		35	58	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. All typical values are at V_{CC} = + 0.5V and V_{CC} = V_{CC}MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. I_{CC} is measured after the eighth clock pulse with the output open and D_{Sa} and D_{Sb} inputs grounded.

AC WAVEFORMS



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			74			
	PARAMETER	TEST CONDITIONS	C_L = 15pF, R_L = 400 Ω		UNIT	
			Min	Max		
f _{MAX}	Maximum clock frequency	Waveform 1	10		MHz	
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		40 40	ns	

NOTE

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

5


Register


7491A

AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V

			74		
	PARAMETER	TEST CONDITIONS	Min	Max	UNIT
tw	Clock pulse width	Waveform 1	25		ns
t _s	Set-up time, data to clock	Waveform 2	25		ns
t _h	Hold time, data to clock	Waveform 2	0		ns

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mathsf{TLH}},\; t_{\mathsf{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY		PUT PULSE	REQUIREME	NTS	
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns

Signetics

7492, LS92 Counters

Divide-By-Twelve Counter **Product Specification**

Logic Products

DESCRIPTION

The '92 is a 4-bit, ripple-type Divide-by-12 Counter. The device consists of four master-slave flip-flops internally connected to provide a divide-by-two section and a divide-by-six section. Each section has a separate Clock input to initiate state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes.

A gated AND asynchronous Master Reset (MR₁·MR₂) is provided which overrides both clocks and resets (clears) all the flip-flops.

TYPE	TYPICAL fMAX	TYPICAL SUPPLY CURRENT
7492	28MHz	28mA
74LS92	42MHz	9mA

ORDERING CODE

Olimanition of a	
PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7492N, N74LS92N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
MR	Master reset inputs	1ul	1LSul
CP ₀	Input	2ul	6LSul
CP ₁	Input	4ul	8LSul
Q ₀ - Q ₃	Outputs	10ul	10LSul


NOTE:

Where a 74 unit load (ul) is understood to be 40 μ A I $_{IH}$ and –1.6mA I $_{IL}$, and a 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and -0.4mA I_{IL}.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Counters

7492, LS92

LOGIC DIAGRAM



Since the output from the divide-by-two section is not internally connected to the succeeding stages, the device may be operated in various counting modes. In a Modulo-12, Divide-by-12 Counter the $\overline{\mathbb{CP}}_1$ input must be externally connected to the Q_0 output. The $\overline{\mathbb{CP}}_0$ input receives the incoming count and Q_3 produces a symmetrical divide-by-12 square wave output. In a divide-by-six counter no external connections are required. The first flip-flop is used as a binary element for the divide-by-two function. The $\overline{\mathbb{CP}}_1$ input is used to obtain divide-by-three operation at the Q_1 and Q_2 outputs and divide-by-six operation at the Q_3 output.

FUNCTION TABLE

COUNT		OUTPUTS				
COUNT	Q_0	Q ₁	Q ₂	Q ₃		
0	L	L	L	L		
1	Н	L	L	L		
2	L	Н	L	L		
3	н	Н	L	L		
4	L	L	Н	L		
5	Н	L	Н	· L		
6	L	L	L	Н		
7	Н	L	L	н		
8	L	H	L	۰н		
9	Н	H	L	н		
10	L	L	Н	н		
11	Н	L	н	Н		

MODE SELECTION

RESET		OUT	PUTS		
MR ₁	MR ₂	Q ₀	Q ₁	Q ₂	Q ₃
н	н	L	L	L	L
L	н		Co	unt	
н	L'		Co	unt	
L	L		Co	unt	

H = HIGH voltage level

L = LOW voltage level

X = Don't care

NOTE:

Output Q_0 connected to input \overline{CP}_1 .

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER	74	74LS	UNIT
Supply voltage	7.0	7.0	٧
Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
Input current	-30 to +5	-30 to +1	mA
Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
Operating free-air temperature range	0 to	70	°C
	Supply voltage Input voltage Input current Voltage applied to output in HIGH output state	Supply voltage 7.0 Input voltage $-0.5 \text{ to } +5.5$ Input current $-30 \text{ to } +5$ Voltage applied to output in HIGH output state $-0.5 \text{ to } +\text{V}_{\text{CC}}$	Supply voltage 7.0 7.0 Input voltage -0.5 to +5.5 -0.5 to +7.0 Input current -30 to +5 -30 to +1 Voltage applied to output in HIGH output state -0.5 to +V _{CC} -0.5 to +V _{CC}

NOTE:

 V_{1N} is limited to 5.5V on $\overline{\mbox{CP}}_0$ and $\overline{\mbox{CP}}_1$ inputs only on the 74LS92.

RECOMMENDED OPERATING CONDITIONS

		74						
	PARAMETER	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
VIH	HIGH-level input voltage	2.0			2.0			٧
VIL	LOW-level input voltage			+ 0.8			+0.8	٧
lik	Input clamp current			-12			-18	mA
Юн	HIGH-level output current		24.5	-800			-400	μΑ
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

5

Counters 7492, LS92

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				u=10.101		7492		74LS92			
	PARAMETER		TEST CONDITIONS ¹		Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IL} = MAX, I			2.4	3.4		2.7	3.4		٧
.,	LOW level and a value	V _{CC} = MIN, V _{IH} = MIN,	I _{OL} = MAX			0.2	0.4		0.35	0.5	٧
V _{OL}	LOW-level output voltage	V _{IL} = MIN,	I _{OL} = 4mA	(74LS)					0.25	0.4	V
VIK	Input clamp voltage	V _{CC} = MIN,	l _i = l _{iK}				-1.5			-1.5	٧
			V _I = 5.5V	All inputs '92			1.0				mA
	Input current at maximum	v _{CC} = MAX	V ₁ = 7.0V	MR inputs						0.1	mA
Ιį	input voltage		V _i = 5.5V	CP₀ input						0.2	mA
				CP₁ input						0.4	mA
			V ₁ = 2.4V	MR inputs			40				μА
				CP₀ input			80				μΑ
	HIGH-level input current	V _{CC} = MAX		CP₁ input			160				μА
l _{IH}	nian-level input current	ACC - IAIVY		MR inputs						20	μА
			V ₁ = 2.7V	CP₀ input ⁵						40	μΑ
				CP₁ input ⁵						80	μΑ
				MR inputs			-1.6			-0.4	mA
l _{IL}	LOW-level input current	V _{CC} = MAX	V₁ = 0.4V	CP₀ input			-3.2			-2.4	mA
				CP₁ input			-6.4			-3.2	mA
los	Short-circuit output current ³	V _{CC} = MAX			-18		-55	-20		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX					51		9	15	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

3. l_{OS} is tested with $V_{OUT} = +0.5V$ and $V_{CC} = MAX + 0.5V$. Not more than one output should be shorted at a time and duration of the short circuit should not exceed

^{4.} ICC is measured with all outputs open, both MR inputs grounded following momentary connection to 4.5V, and all other inputs grounded.

^{5.} The maximum limit for the 54LS92 only is 80μA for \overline{CP}_0 and 160μA for \overline{CP}_1 inputs.

Counters

7492, LS92

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

				74	7-	4LS	
	PARAMETER	TEST CONDITIONS	C _L = 15pF.	, R _L = 400 Ω	C _L = 15pF	UNIT	
			Min	Max	Min	Max	
f _{MAX}	CP ₀ input count frequency	Waveform 1	10		32		
f _{MAX}	CP ₁ input count frequency	Waveform 1	10		16		MHz
t _{PLH} t _{PHL}	Propagation delay CP ₀ input to Q ₀ output	Waveform 1				16 18	ns
t _{PLH} t _{PHL}	Propagation delay CP ₁ input to Q ₁ output	Waveform 1				16 21	ns
t _{PLH} t _{PHL}	Propagation delay CP ₁ input to Q ₂ output	Waveform 1				16 21	ns
t _{PLH} t _{PHL}	Propagation delay CP ₁ input to Q ₃ output	Waveform 1				32 35	ns
t _{PLH} t _{PHL}	Propagation delay CP ₀ input to Q ₃ output	Waveform 1		100 100		48 50	ns
t _{PHL}	MR input to any output	Waveform 2				40	ns


NOTE

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_t, pulse width or duty cycle.

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V


	DADAMETED	TECT COMPLETIONS	74		74LS		
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W	CP₀ pulse width	Waveform 1	50		15		ns
tw	ĈP₁ pulse width	Waveform 1	50		30		ns
tw	MR pulse width	Waveform 2	50		15		ns
t _{rec}	Recovery time, MR to CP	Waveform 2			25		ns

AC WAVEFORMS



 $V_{M}=1.5V \ \text{for} \ 74 \ \text{and} \ 74S; \ V_{M}=1.3V \ \text{for} \ 74LS.$ The number of Clock Pulses required between the t_{PHL} and t_{PLH} measurements can be determined from the appropriate Function Table.

Waveform 1



 $V_{M}=1.5V \ \text{for } 74 \ \text{and } 74S; \ V_{M}=1.3V \ \text{for } 74LS.$ The number of Clock Pulses required between the t_{PHL} and t_{PLH} measurements can be determined from the appropriate Function Table.


Waveform 2


5

Counters

7492, LS92

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DECIMITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mbox{\scriptsize TLH}},\,t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

PARK! V	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

Signetics

7493, LS93 Counters

4-Bit Binary Ripple Counter Product Specification

Logic Products

DESCRIPTION

The '93 is a 4-bit, ripple-type Binary Counter. The device consists of four master-slave flip-flops internally connected to provide a divide-by-two section and a divide-by-eight section. Each section has a separate Clock input to initiate state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes.

A gated AND asynchronous Master Reset (MR₁·MR₂) is provided which overrides both clocks and resets (clears) all the flip-flops.

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the device may be operated in various counting modes. In a 4-bit ripple counter the output Q_0 must be connected externally to input $\overline{\mathbb{CP}}_1$.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
7493	40MHz	28mA
74LS93	42MHz	9mA

ORDERING CODE

PAC	(AGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic D	DIP	N7493N, N74LS93N
Plastic S	80	N74LS93D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

TANTOUT IABLE							
PINS	DESCRIPTION	74	74LS				
MR	Master reset inputs	1ul	1LSul				
CP ₀	Input	2ul	6LSul				
CP ₁	Input	2ul	4LSul				
Q ₀ - Q ₃	Outputs	10ul	10LSul				


NOTE

Where a 74 unit load (ul) is understood to be 40 μ A l $_{IH}$ and –1.6mA l $_{IL}$, and a 74LS unit load (LSuI) is 20 μ A l $_{IH}$ and –0.4mA l $_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Counters

7493, LS93

LOGIC DIAGRAM



The input count pulses are applied to input \overline{CP}_0 . Simultaneous divisions of 2, 4, 8 and 16 are performed at the Q_0 , Q_1 , Q_2 and Q_3 outputs as shown in the Function Table.

As a 3-bit ripple counter the input count pulses are applied to input \overline{CP}_1 . Simultaneous frequency divisions of 2, 4 and 8 are available at the $Q_1,\ Q_2$ and Q_3 outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

FUNCTION TABLE

COUNT		OUTI	PUTS	
COUNT	Q ₀	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
2 3	L H	Н	L	L
4	L	L	Н	L
5	Н	L	н	L
6	L	Н	Н	L
7	Н	Н	н	L
8	L	L	L	Н
9	Н	L	L	Н
10	L	Н	L	Н
11	Н	Н	L	Н
12	L	L	Н	н
13	Н	L	Н	Н
14	L	Н	Н	Н
15	Н	Н	Н	Н

MODE SELECTION

RESET INPUTS		OUTPUTS				
MR ₁	MR ₂	Qo	Q ₁	Q2	Q ₃	
Н	Н	L	L	L	L	
L	H		Co	unt		
Н	L	Count				
L	L	l	Co	unt		

H = HIGH voltage level L = LOW voltage level

X = Don't care

NOTE:

Output Q₀ connected to input \overline{CP}_1

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
IIN	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

	040445750		74					
	PARAMETER	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
VIH	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+ 0.8	٧
I _{IK}	Input clamp current			-12			-18	mA
Іон	HIGH-level output current			-800			-400	μΑ
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

Counters 7493, LS93

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				1		7493			UNIT		
	PARAMETER		TEST CONDITIONS ¹			Typ ²	Max	Min		Typ ²	Max
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V V _{IL} = MAX, I			2.4	3.4		2.7	3.4		٧
VOL	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN,	I _{OL} = MAX			0.2	0.4		0.35	0.5	٧
▼ OL	LOW-level output voltage	VIL = MAX	I _{OL} = 4mA (74LS)					0.25	0.4	٧
VIK	Input clamp voltage	V _{CC} = MIN, I	ı = I _{IK}				-1.5			-1.5	٧
			V _I = 5.5V	All inputs '93			1.0				mA
łį	Input current at maximum input voltage	V _{CC} = MAX	V _I = 7.0V	MR inputs						0.1	mA
	put vollage		V _I = 5.5V	\overline{CP}_0 , \overline{CP}_1 inputs						0.2	mA
			V ₁ = 2.4V	MR inputs			40				μΑ
1	HIGH-level input current	V _{CC} = MAX	V ₁ = 2.4V	\overline{CP}_0 , \overline{CP}_1 inputs			80				μΑ
ΊΗ	nigh-level input current	ACC = MINY	V _I = 2.7V	MR inputs						20	μΑ
			V - 2.7 V	\overline{CP}_0 , \overline{CP}_1 inputs ⁵						40	μΑ
				MR inputs			-1.6			-0.4	mA
I _{IL}	LOW-level input current	V _{CC} = MAX	V _I = 0.4V	CP₀ input			-3.2			-2.4	mA
				CP₁ input			-3.2			-1.6	mA
los	Short-circuit output current ³	V _{CC} = MAX	V _{CC} = MAX		-18		-55	-20		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX				28	53		9	15	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. I_{CC} is measured with all outputs open, both MR inputs grounded following momentary connection to 4.5V, and all other inputs grounded.
- 5. The maximum limit for the 54LS93 only is $80\mu A$ for \overline{CP}_0 and \overline{CP}_1 inputs.

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74		. 74		
	PARAMETER	TEST CONDITIONS	C_L = 15pF, R_L = 400 Ω		C _L = 15pF	UNIT	
			Min	Max	Min	Max	1
f _{MAX}	CP₀ input count frequency CP₁ input count frequency	Waveform 1	10 10		32 16		MHz
t _{PLH} t _{PHL}	Propagation delay CP ₀ input to Q ₀ output	Waveform 1				16 18	ns
t _{PLH} t _{PHL}	Propagation delay CP ₁ input to Q ₁ output	Waveform 1				16 21	ns
t _{PLH} t _{PHL}	Propagation delay CP ₁ input to Q ₂ output	Waveform 1			y	32 35	ns
t _{PLH} t _{PHL}	Propagation delay CP ₁ input to Q ₃ output	Waveform 1				51 51	ns
t _{PLH}	Propagation delay CP ₀ input to Q ₃ output	Waveform 1		135 135		70 70	ns
t _{PHL}	MR input to any output	Waveform 2				40	ns

NOTE:


Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

Counters

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V


			74		74LS		114127
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W	CP₀ pulse width	Waveform 1	50		15		ns
t _W	CP₁ pulse width	Waveform 1	50		30		ns
t _W	MR pulse width	Waveform 2	50		15		ns
t _{rec}	Recovery time, MR to CP	Waveform 2			25		ns

AC WAVEFORMS



 $V_M=1.5V \ \text{for 74 and 74S; } V_M=1.3V \ \text{for 74LS.}$ The number of Clock Pulses required between the $t_{\rm PLH}$ and $t_{\rm PHL}$ measurements can be determined from the appropriate Truth Table.


Waveform 1




 $V_{M}\!=\!1.59\ \text{for 74 and 74S};\ V_{M}\!=\!1.3V\ \text{for 74LS}$ The number of Clock Pulses required between the t_{PLH} and t_{PH} , measurements can be determined from the appropriate Truth Table.

Waveform 2

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS, V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to $V_{CC};$ see AC CHARACTERISTICS for value C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. $\rm R_{T}$ - Termination resistance should be equal to $\rm Z_{OUT}$

 R_T - Termination resistance should be equal to Z_{QUI} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH.}} \ t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

E A SAUL V	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}		
74	3.0∨	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

Signetics

7494 Shift Register

4-Bit Shift Register

Product Specification

Logic Products

FEATURES

- 4-bit parallel-to-serial converter
- Two asynchronous ones transfer parallel data ports
- Buffered active HIGH Master Reset
- Buffered positive edge-triggered clock

DESCRIPTION

The '94 is a 4-bit shift register with serial and parallel (ones transfer) data entry. To facilitate parallel ones transfer from two sources, two Parallel Load inputs (PL_0 and PL_1) with associated Parallel Data inputs ($D_{0a}-D_{0d}$ and $D_{1a}-D_{1d}$) are provided. To accommodate these extra inputs only the output of the last stage is available. The asynchronous Master Reset (MR) is active HIGH. When MR is HIGH, it overrides the clock and clears the register, forcing Q_d LOW.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT
7494	25ns	35mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7494N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
PL ₀ , PL ₁	Parallel load inputs	4ul
D _S , D _n , CP, MR	All other inputs	1ul
Q _d	Serial Data output	10ul


NOTE

Where a 74 unit load (ul) is understood to be $40\mu A\ l_{IH}$ and $-1.6mA\ l_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Shift Register

7494

LOGIC DIAGRAM



Four flip-flops are connected so that shifting is synchronous; they change state when the clock goes from LOW-to-HIGH. Data is accepted at the serial Ds input prior to this clock transition. Two Parallel Load inputs and Parallel Data inputs allow an asynchronous ones transfer from two sources. The flip-flops can be set independently to the HIGH state when the appropriate Parallel input is activated. Parallel inputs Doa through Dod are activated during the time the PL₀ is HIGH and Parallel inputs D_{1a} through D_{1d} are activated when PL₁ is HIGH. If both sets of inputs are activated, a HIGH on either input will set the flip-flops to a HIGH. The register should not be clocked while the Parallel Load inputs are activated. The Parallel Load and Parallel Data inputs will override the MR if both are activated simultaneously. However, for predictable operation, both signals should not be deactivated simultaneously.

FUNCTION TABLE

OPERATING MODE		INPUTS					OUTPUTS				
	PL ₀	PL ₁	Don	D _{1n}	MR	СР	Ds	Qa	Qb	Qc	Qd
Parallel load	H H L	L H H	L H X	X X L	X X X	X X X	X X X	Q _a H Q _a H	Q _b Н Q _b Н	Q _c H Q _c H	Q _d H Q _d H
Reset (clear)	L	L	×	Х	Н	Χ	Х	L.	L	L	L
Shift right	L L	L L	X X	X X	L L	† †	l h	L H	q _a q _a	q _b	q _c q _c

- H = HIGH voltage level.
- h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.
- L = LOW voltage level.
- = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.
- q_n = Lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition.
 - ≠ Don't care
- 1 = LOW-to-HIGH clock transition.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
In	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

Shift Register

7494

RECOMMENDED OPERATING CONDITIONS

			74			
PARAMETER		Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	٧	
V _{IH}	HIGH-level input voltage	2.0			٧	
VIL	LOW-level input voltage	The state of the s		+0.8	٧	
I _{IK}	Input clamp current			-12	mA	
ЮН	HIGH-level output current			~400	μΑ	
loL	LOW-level output current			16	mA	
TA	Operating free-air temperature	0		70	°C	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		1		7494			
	PARAMETER	TEST CONDITIONS ¹		Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IOH} = MAX$	2.4	3.4		V	
V _{OL}	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{OL} = MAX$	IL = MAX,		0.2	0.4	V
VIK	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				1.5	V
l _i	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5V				1.0	mA
			PL ₀ , PL ₁ inputs			160	μΑ
l _{iH}	HIGH-level input current	$V_{CC} = MAX, V_i = 2.4V$	Other inputs			40	μΑ
	1 OWA)/ NAV 1/ 0 4)/	PL ₀ , PL ₁ inputs			-6.4	mA
1 _{IL}	I _{IL} LOW-level input current	$V_{CC} = MAX, V_{\parallel} = 0.4V$ Other inputs				-1.6	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		57	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX			35	58	mA

NOTES:

1. For conditions shown as MIN or MAX use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = 25°C.

4. Measure I_{CC} with Parallel Load inputs grounded. Master Reset grounded following momentary application of 4.5V, all other inputs at 4.5V and outputs open.

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER			7	74 $C_L = 15pF, R_L = 400\Omega$		
		TEST CONDITIONS	C _L = 15pF,			
			Min	Max	-	
f _{MAX}	Maximum clock frequency	Waveform 1	10		MHz	
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		40 40	ns	
t _{PLH}	Propagation delay Parallel Load or Parallel Data to output	Waveform 2		35	ns	
t _{PHL}	Propagation delay MR to output	Waveform 2		40	ns	

NOTE


Per industry convention, t_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_{r} , t_{f} , pulse width or duty cycle.

^{3.} los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX+0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V

		/	74		1,50
	PARAMETER	TEST CONDITIONS		Max	UNIT
t _W (L)	Clock pulse width, LOW	Waveform 1	35		ns
t _W (H)	MR pulse width, HIGH	Waveform 2	30		ns
t _W (H)	Parallel load or data pulse width, HIGH	Waveform 2	30		ns
t _s (H)	Set-up time HIGH, D _S to CP	Waveform 3	35		ns
t _s (L)	Set-up time LOW, D _S to CP	Waveform 3	25		ns
th	Hold time HIGH or LOW, DS to CP	Waveform 3	0		ns

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

-	FAMILY	INPUT PULSE REQUIREMENTS								
	PAMILT	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
	74	3.0V	1MHz	500ns	7ns	7ns				
	74LS	3.0V	1MHz	500ns	15ns	6ns				
	74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

Signetics

7495, LS95B Shift Registers

4-Bit Shift Register Product Specification

Logic Products

FEATURES

- Separate negative-edge-triggered shift and parallel load clocks
- Common mode control input
- · Shift right serial input
- Synchronous shift or load capabilities

DESCRIPTION

The '95 is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has serial Data (D_S) and four parallel Data $(D_0 - D_3)$ inputs and four Parallel outputs $(Q_0 - Q_3)$. The serial or parallel mode of operation is controlled by a Mode Select input (S) and two Clock inputs $(\overline{CP}_1$ and \overline{CP}_2). The serial (shift right) or parallel data transfers occur synchronously with the HIGH-to-LOW transition of the selected Clock input.

When the Mode Select input (S) is HIGH, \overline{CP}_2 is enabled. A HIGH-to-LOW transition on enabled \overline{CP}_2 loads parallel data from the D_0-D_3 inputs into the register. When S is LOW, CP_1 is enabled. A HIGH-to-LOW transition on enabled \overline{CP}_1 shifts the data from Serial input D_S to Q_0 and transfers the data in Q_0 to Q_1 , Q_1 to Q_2 , and Q_2 to Q_3

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
7495	36MHz	39mA
74LS95B	36MHz	13mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7495N, N74LS95BN

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	PINS DESCRIPTION		74LS
S	Input	2ul	1LSul
Other	Inputs	1ul	1LSul
Q	Output	10ul	10LSul

NOTE


Where a 74 unit load (uI) is understood to be 40 μ A I $_{IH}$ and –1.6mA I $_{IL}$, and a 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and –0.4mA I $_{IL}$.

respectively (shift right). Shift left is accomplished by externally connecting Q_3 to D_2 , Q_2 to D_1 , Q_1 to D_0 , and operating the '95 in the parallel mode (S = HIGH).


In normal operations the Mode Select (S) should change states only when both

Clock inputs are LOW. However, changing S from HIGH-to-LOW while \overline{CP}_2 is LOW, or changing S from LOW-to-HIGH while \overline{CP}_1 is LOW will not cause any changes on the register outputs.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



7495, LS95B

LOGIC DIAGRAM



FUNCTION TABLE

ODERATING MODE		INPUTS				OUTPUTS				
OPERATING MODE	S	CP ₁	CP ₂	Ds	D _N	Q ₀	Q ₁	Q_2	Q_3	
Parallel load	H	X X	<u></u>	X X	l h	L H	L H	L H	L H	
Shift right	L L	1	X X	l h	X X	L H	90 90	q 1 q 1	q ₂ q ₂	
Mode change	† †	L H X X	X X L H	X X X	X X X		no ch undete no ch undete	rmined		

H = HIGH voltage level steady state.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

The second of the second of the second	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	٧
lin	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	+0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to	70	°C

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW clock transition.

L = LOW voltage level steady state.

I = LOW voltage level one set-up time prior to the HIGH-to-LOW clock transition.

q = Lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW clock transition.

X = Don't care

^{↓ =} HIGH-to-LOW transition of clock or mode select.

 $[\]uparrow$ = LOW-to-HIGH transition of mode select.

7495, LS95B

RECOMMENDED OPERATING CONDITIONS

			74			74LS		
	PARAMETER		Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8	V
lik	Input clamp current			-12			-18	mA
Іон	HIGH-level output current			-800			-400	μА
loL	LOW-level output current			16		1.	8	mA
T _A	Operating free-air temperature	0		70	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

						7495			74LS95E	3	
PARAMETER		TES	TEST CONDITIONS ¹		Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V V _{IL} = MAX, I			2.4	3.4		2.7	3.4		٧
V	LOW-level output voltage	$V_{CC} = MIN,$ $V_{IH} = MIN,$	I _{OL} = MA	×		0.2	0.4		0.35	0.5	٧
VOL	LOW-level output voltage		$V_{IH} = MIN,$ $V_{IL} = MAX$ $I_{OL} = 4mA$						0.25	0.4	V
V _{IK}	Input clamp voltage	V _{CC} = MIN,	_I = _{IK}			-	-1.5			-1.5	٧
	Input current at maximum	V - MAY	V ₁ = 5.5V				1.0				mA
11	input voltage	$V_{CC} = MAX$	V ₁ = 7.0V	The second secon						0.1	mA
			$V_1 = 2.4V$	S input			80				μΑ
	UICH lovel is not aureent	V _{CC} = MAX	V1 - 2.4V	Other inputs			40				μΑ
Ιн	HIGH-level input current	VCC - WAX	$V_1 = 2.7V$	S input						20	μΑ
			V ₁ = 2.7V	Other inputs						20	μΑ
	LOW level input ourrent	V MAY	V _{CC} = MAX V _I = 0.4V				3.2			-0.4	mA
и.	LOW-level input current	ACC = MAX	V1 - 0.4V	Other inputs			-1.6			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX	147		-18		-57	-20		-100	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX				39	63		13	21	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC}=5V,\ T_A=25\,^{\circ}C.$
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one cutput should be shorted at a time and duration of the short circuit should not exceed one second.

AC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

			7	' 4	74		
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	, $\mathbf{R_L} = \mathbf{2k}\Omega$	UNIT
			Min	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	25		25		MHz
t _{PLH}	Propagation delay Clock to output	Waveform 1		27 32		27 32	ns

NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.


^{4.} Measure I_{CC} with Serial Data input and all outputs open; Parallel Data inputs grounded; Mode Select input at 4.5V and a momentary 3V, then ground, applied to the Clock inputs.

7495, LS95B

AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V


		TEGT CONDITIONS	74		74LS		UNIT
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W (H)	Clock pulse width, HIGH	Waveform 1	20		25		ns
t _s	Set-up time, data to clock	Waveform 2	15		20		ns
th	Hold time, data to clock	Waveform 2	0		10		ns
t _{en} (L)	Enable time, LOW mode Select to $\overline{\text{CP}}_1$	Waveform 3	30	***	20		ns
t _{en} (H)	Enable time, HIGH mode Select to $\overline{\text{CP}}_2$	Waveform 3	30		20		ns
t _{inh} (H)	Inhibit time, HIGH mode Select to CP₁ (L → H)	Waveform 3	5		20		ns
t _{inh} (L)	Inhibit time, LOW Mode Select to \overline{CP}_2 (L \rightarrow H)	Waveform 3	5		20		ns


AC WAVEFORMS



7495, LS95B

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

rest circuit roi 74 Totem-roie Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent. t_{TLH} , t_{THL} Values should be less than or equal to the table entries.

Input Pulse Definition

E 4 5 411 V	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Rep. Rate Pulse Width		t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

Signetics

7496, LS96 Shift Registers

5-Bit Shift Register Product Specification

Logic Products

FEATURES

- 5-bit parallel-to-serial or serial-toparallel converter
- Asynchronous ones transfer preset entry
- Buffered positive-triggered clock
- Buffered active LOW Clear (Master Reset)

DESCRIPTION

The '96 is a 5-bit shift register with both serial and parallel (ones transfer) data entry. Since the '96 has the output of each stage available as well as a D-type serial input and ones transfer inputs on each stage, it can be used in 5-bit serial-to-parallel, serial-to-serial and some parallel-to-serial data operations.

The '96 is five master/slave flip-flops connected to perform right shift. The flip-flops change state on the LOW-to-HIGH transition of the clock. The Serial (S) input is edge-triggered and must be stable only one set-up time before the LOW-to-HIGH clock transition.

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
7496	25ns	48mA
74LS96	25ns	12mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N7496N, N74LS96N

NOTE:

. For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Mamual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
Preset enable	Inputs	5ul	5LSul
All other	Inputs	1ul	1LSul
Q	Outputs	10ul	10LSul


NOTE:

A 74 unit load (uI) is understood to be 40 μ A I $_{IH}$ and ~ 1.6mA I $_{IL}$, and a 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and ~ 0.4mA I $_{II}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



7496, LS96

LOGIC DIAGRAM




Each flip-flop has asynchronous set inputs, allowing them to be independently set HIGH. The set inputs are controlled by a common active HIGH Preset Enable (PE) input. The PE input is not buffered, and care must be taken not to overload the driving element. When the PE is HIGH, a HIGH on the Preset (A-E) inputs will set the associated flip-flops HIGH. A LOW on the A-E inputs will cause "no change" in the appropriate flip-flops.

The asynchronous active LOW Clear (MR) is buffered. When LOW, the MR overrides the clock and clears the register if the PE is not active. The Preset inputs override the MR, forcing the flip-flops HIGH if both are activated simultaneously. However, for predictable operation, both signals should not be deactivated simultaneously.

FUNCTION TABLE

:	INPUTS							OUTPUTS					
M D	December 5	Preset				Olask	Serial		_	•	•		
Master Reset	Preset Enable	A	В	C	D	E	Clock	Serial	QA	QB	QC	QD	QE
L	L	Х	Х	X	X	X	X	X	TL	L	L	L	L
L	X	L	L	L	L	L	X	X	L	L	L	L	L
Н	H	Н	н	Н	Н	Н	X	X	l H	Н	Н	Н	н
Н	Н	L	L	L	L	L	L	X	Q _{A0}	Q _{B0}	Q _{C0}	Q_{D0}	Q _{E0}
H	Н	Н	Ĺ	H	Ĺ	Ĥ	L	X	H	QBO	H	Q_{D0}	H
Н	L	X	Х	X	Х	Х	L	X	Q _{A0}	QBO	Q _{C0}	Q_{D0}	Q_{E0}
H	l .	X	X	X	X	X	l Ť	l Ĥ	Ĥ	QAn	QBn	QCn	QDn
H	l Ē	X	x	X	x	X	∤ ↑	Ĺ	L	QAn	QBn	QCn	QDn

⁼ HIGH voltage level, (steady state) = LOW voltage level (steady state)



⁼ Irrelevant (any input, including transitions)

⁼ Transition from LOW-to-HIGH level

 Q_{A0} , Q_{B0} , etc = The level of Q_A , Q_B , etc, respectively before the indicated steady-state input conditions were established. Q_{An} , Q_{Bn} , etc = The level of Q_A , Q_B , etc, respectively before the most recent T transition of the clock.

7496, LS96

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
Vcc	Supply voltage	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
lin	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 te	o 70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETER	74			74LS			UMIT
	PARAMETER		Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{iH}	HIGH-level input voltage	2.0			2.0			٧
VIL	LOW-level input voltage			+0.8			+0.8	V
lik	input clamp current			-12			-18	mA
Юн	HIGH-level output current			-400			-400	μΑ
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				1		7496			UNIT		
	PARAMETER	TES	TEST CONDITIONS1			Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IL} = MAX, I			2.4	3.4		2.7	3.4		٧
V-	LOW-level output voltage	$V_{CC} = MIN,$ $V_{IH} = MIN,$	I _{OL} = MAX			0.2	0.4		0.35	0.5	V
V _{OL}	LOvv-level output voltage		I _{OL} = 4mA	(74LS)					0.25	0.4	V
VIK	Input clamp voltage	V _{CC} = MIN,	l _l = l _{IK}				-1.5			-1.5	٧
			V _I = 5.5V				1.0				mA
l _i	Input current at maximum	V _{CC} = MAX	V _I = 7.0V	PE inputs						0.5	mA
	input voltage			Other inputs						0.1	mA
			V ₁ = 2.4V	PE inputs			200				μΑ
1	UICH lovel innut coment	V - MAY	V - 2.4V	Other inputs			40				μА
lн	HIGH-level input current	V _{CC} = MAX	V _i = 2.7V	PE inputs						100	μΑ
			V - 2.7 V	Other inputs						20	μΑ
	LOW lovel input surrent	V - MAY	V = 0.4V	PE inputs			8			-2	mA
l _{IL}	LOW-level input current	VCC = MAX	$V_{CC} = MAX V_1 = 0.4V$				-1.6			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX			-18		-57	-20		-100	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX				48	79		12	20	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure I_{CC} with Clear grounded and all other inputs and outputs open.



7496, LS96

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER			74		74		
		TEST CONDITIONS	C _L = 15pF	, R _L = 400 Ω	C _L = 15pF	UNIT	
			Min	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	10		25		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		40 40		40 40	ns
t _{PLH}	Propagation delay Preset or preset enable to output	Waveform 2		35		35	ns
t _{PHL}	Propagation delay MR to output	Waveform 2		55		55	ns


NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_l, pulse width or duty cycle.

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V


			7	' 4	74LS			
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNIT	
t _W (L)	Clock pulse width, LOW	Waveform 1	35		20		ns	
t _W (L)	MR pulse width, LOW	Waveform 2	30		30		ns	
t _W (H)	Preset or preset enable pulse width, HIGH	Waveform 2	30		30		ns	
ts	Set-up time, S to CP	Waveform 3	30		30		ns	
th	Hold time, S to CP	Waveform 3	0		0		ns	


AC WAVEFORMS



7496, LS96

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

74107, LS107 Flip-Flops

Dual J-K Flip-Flop **Product Specification**

Logic Products

DESCRIPTION

The '107 is a dual flip-flop with individual J. K. Clock and direct Reset inputs. The 74107 is a positive pulse-triggered flipflop. JK information is loaded into the master while the Clock is HIGH and transferred to the slave on the HIGH-to-LOW Clock transition. For these devices the J and K inputs should be stable while the Clock is HIGH for conventional operation.

The 74LS107 is a negative edge-triggered flip-flop. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW Clock transition for predictable operation.

The Reset (RD) is an asynchronous active LOW input. When LOW, it overrides the Clock and Data inputs, forcing the Q output LOW and the $\overline{\mathbf{Q}}$ output HIGH.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74107	20MHz	20mA
74LS107	45MHz	4mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74107N, N74LS107N
Plastic SO	N74LS107D

NOTE:


For information regarding devices processed to Military Specifications, see the Signetics Military Products Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74	74LS					
CP	Clock input	2ul	4LSul					
RD	Reset input	2ul	3LSul					
J, K	Data inputs	1ul	1LSul					
οō	Outputs	10ul	10LSul					

Where a 74 unit load (ul) is understood to be 40 μ A l_{H} and -1 6mA l_{IL} , and a 74LS unit load (LSuI) is 20 μ A l_{H} and -0.4mA lit.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



74107, LS107

LOGIC DIAGRAM



FUNCTION TABLE

ODEDATING MODE		INPUT	OUTPUTS			
OPERATING MODE	RD	CP ⁽²⁾	J	ĸ	Q	ā
Asynchronous Reset (Clear)	L	×	×	Х	L	Н
Toggle	Н	Л	h	h	q.	q
Load "0" (Reset)	Н	J.	1	h	L	н
Load "1" (Set)	Н	ıπ.	h	11	Н	L
Hold ''no change''	Н	J.	1	1	q	q

- H = HIGH voltage level steady state.
- = HIGH voltage level one set-up time prior to the HIGH-to-LOW Clock transition. (2)
- = LOW voltage level steady state.
- = LOW voltage level one setup time prior to the HIGH-to-LOW clock transition.⁽²⁾
- q = Lower case letters indicate the state of the referenced output prior to the HIGH-to-LOW Clock transition.
- C = Don't care.
- = Positive Clock pulse.

NOTES:

- The J and K inputs of the 74107 must be stable while the Clock is HIGH for conventional operation.
- The 74LS107 is edge-triggered. Data must be stable one set-up time prior to the negative edge of the Clock for predictable operation.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
ViN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
l _{IN}	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETED	74		74LS			LINUT	
	PARAMETER	Min	Nom	Max	Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			2.0			V
V _{IL}	LOW-level input voltage			+0.8			+0.8	V
l _{IK}	Input clamp current			-12			-18	mA
Іон	HIGH-level output current			-400			-400	μΑ
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C



Flip-Flops 74107, LS107

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

DADAMETED		TEST CONDITIONS!		74107			74LS107			UNIT	
	PARAMETER	TEST CONDITIONS1		Min	Typ ²	Max	Min	Typ ²	Max	UNII	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V I _{OH} = MAX	/ _{IH} = MIN,	V _{IL} = MAX,	2.4	3.4		2.7	3.4		V
		V _{CC} = MIN,	lo	oL = MAX		0.2	0.4		0.35	0.5	V
V _{OL}	LOW-level output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$	Ic	o _L = 4mA (74LS)					0.25	0.4	V
ViK	Input clamp voltage	V _{CC} = MIN, I	ı = l _{iK}				-1.5			~1.5	٧
			V _I = 5.5	/			1.0				mA
	Input current at maximum			J, K Inputs						0.1	mA
l _i	input voltage	$V_{CC} = MAX$ $V_1 = -$	$V_1 = 7.0^{\circ}$	/ RD Inputs						0.3	mA
			CP Inputs						0.4	mA	
				J, K Inputs			40				μΑ
			V ₁ = 2.4	/ R _D Inputs			80				μΑ
,	IIICI I laval innut avenat	V - MAY		CP Inputs			80				μΑ
lін	HIGH-level input current	V _{CC} = MAX		J, K Inputs						20	μΑ
			$V_1 = 2.7$	/ R _D Inputs						60	μΑ
				CP Inputs						80	μΑ
	and you had shape ago the figure on contribution and fit the act solid billioning the 2004 counted Matter Market M			J, K Inputs			-1.6			-0.4	mA
I_{IL}	LOW-level input current	V _{CC} = MAX,	$V_1 = 0.4V$	R _D Inputs			-3.2			-0.8	mA
				CP Inputs			-3.2			~0.8	mA
los	Short-circuit output current ³	V _{CC} = MAX	V _{CC} = MAX		-18		-57	-20		-100	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX					40			8	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = 25°C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. With the Clock input grounded and all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs HIGH in turn.

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER				74	74LS		
		TEST CONDITIONS	$C_L = 15 pF, R_L = 400 \Omega$		$C_L = 15pF, R_L = 2k\Omega$		UNIT
			Min	Max	Min	Max	
fMAX	Maximum clock frequency	Waveform 3	15		30		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1, 'LS107 Waveform 3, '107		25 40		20 30	ns
t _{PLH} t _{PHL}	Propagation delay Reset to output	Waveform 2		25 40		20 30	ns

NOTE:


Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r , t_l , pulse width or duty cycle.

Flip-Flops 74107, LS107

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V


DADAMETED		TEST COMPLETIONS	74		74LS		UNIT
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNII
t _W (H)	Clock pulse width (HIGH)	Waveform 1	20		20		ns
t _W (L)	Clock pulse width (LOW)	Waveform 1	47		13		ns
t _W (L)	Reset pulse width (LOW)	Waveform 2	25		25		ns
t _s	Setup time J or K to clock ^(b)	Waveform 1	0		20		ns
t _h	Hold time J or K to clock	Waveform 1	0		0		ns


AC WAVEFORMS



74107, LS107

TEST CIRCUITS AND WAVEFORMS





 $V_{\rm M}$ = 1.3V for 74LS; $V_{\rm M}$ = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 t_{TLH} , t_{THL} Values should be less than or equal to the table

Input Pulse Definition

E 4 4411 V	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

Signetics

74109, LS109A Flip-Flops

Dual J-K Positive Edge-Triggered Flip-Flop Product Specification

Logic Products

DESCRIPTION

The '109 is dual positive edge-triggered $J\overline{K}$ -type flip-flop featuring individual J, \overline{K} , Clock, Set and Reset inputs; also complementary Q and \overline{Q} outputs.

Set (\overline{S}_D) and Reset (\overline{R}_D) are asynchronous active LOW inputs and operate independently of the Clock input.

The J and \overline{K} are edge-triggered inputs which control the state changes of the flip-flops as described in the Mode Select-Truth Table.

The J and \overline{K} inputs must be stable just one set-up time prior to the LOW-to-HIGH transition of the Clock for predictable operation. The $J\overline{K}$ design allows operation as a D flip-flop by tying the J and \overline{K} inputs together.

Although the Clock input is level sensitive, the positive transition of the Clock pulse between the 0.8V and 2.0V levels should be equal to or less than the Clock to output delay time for reliable operation.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74109	33MHz	9mA
74LS109A	33MHz	4mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74109N, N74LS109AN
Plastic SO	N74LS109D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
СР	Clock input	2ul	1LSul
R _D	Reset input	4ul	2LSul
\overline{S}_D	Set input	2ul	2LSul
J, K	Data inputs	1ul	1LSul
Q, Q	Outputs	10ul	10LSul


NOTE:

Where a 74 unit load (uI) is understood to be 40 μ A I $_{IH}$ and -1.6mA I $_{IL}$, and a 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and -0.4mA I $_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Flip-Flops 74109, LS109A

LOGIC DIAGRAM



FUNCTION TABLE

ODEDATING MODE		INF	OUTPUTS				
OPERATING MODE	$\bar{\mathbf{S}}_{\mathbf{D}}$	\overline{R}_D	СР	J	K	Q	ā
Asynchronous set Asynchronous reset (clear) Undetermined (note)	L H L	H L L	X X X	X X X	X X X	H L H	L H H
Toggle Load "O" (reset) Load"1" (set) Hold "no change"	1111	1111	† † †	h l h l		d H	d H F i

- H = HIGH voltage level steady state.
- L = LOW voltage level steady state.
- h = HIGH voltage level one set-up time prior to the LOW-to-HIGH Clock transition.
- = LOW voltage level one setup time prior to the LOW-to-HIGH Clock transition.
- X = Don't care.
- q = Lower case letters indicate the state of the referenced output prior to the LOW-to-HIGH Clock transition.
- 1 = LOW-to-HIGH Clock transition.

NOTE:

Both outputs will be HIGH while both \overline{S}_D and \overline{R}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{R}_D go HIGH simultaneously.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74			74LS			
	PAHAMETEH	Min	Nom	Max	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V	
V _{IH}	HIGH-level input voltage	2.0			2.0			٧	
V _{IL}	LOW-level input voltage			+0.8			+ 0.8	٧	
l _{IK}	Input clamp current			-12			-18	mA	
Іон	HIGH-level output current			-800			-400	μΑ	
loL	LOW-level output current			16			8	mA	
T _A	Operating free-air temperature	0		70	0		70	°C	

Flip-Flops 74109, LS109A

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				1		74109		74LS109			
	PARAMETER	TE	ST CON	DITIONS	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, I _{OH} = MAX	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX,$ $I_{OH} = MAX$			3.4		2.7	3.4		٧
.,	1000	V _{CC} = MIN,		I _{OL} = MAX		0.2	0.4		0.35	0.5	٧
V _{OL}	LOW-level output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$		I _{OL} = 4mA (74LS)					0.25	0.4	V
V _{IK}	Input clamp voltage	V _{CC} = MIN,	V _{CC} = MIN, I _I = I _{IK}				-1.5			-1.5	٧
			V _I = 5.5V				1.0				mA
	Input current at maximum	V - MAY	$V_{CC} = MAX$ $V_1 = 7.0V$							0.1	mA
l ₁	input voltage	ACC = MAX	$V_1 = 7.0^{\circ}$	$V = \overline{R}_D$, \overline{S}_D inputs						0.2	mA
				CP inputs						0.1	mA
		V _I =		J, K inputs			40				μΑ
			V _I = 2.4	V R D inputs			160				μΑ
1	HIGH-level input current	V MAY		S			80				μΑ
Ιн	nian-iever input current	V _{CC} = MAX		J, K inputs						20	μΑ
			$V_1 = 2.7$	$V = \overline{R}_D, \overline{S}_D \text{ inputs}$						40	μΑ
				CP inputs						20	μΑ
				J, K inputs			-1.6			-0.4	mA
t	LOW-level input current	V NAV	V = 0.4	R _D inputs			-4.8			-0.8	mA
I _{IL}	LOvy-level input current	ACC - MAY	$V_{CC} = MAX, V_I = 0.4V$				-3.2			-0.8	mA
				CP inputs			-3.2			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX			-30		-85	-20		-100	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX				9	30		4	8	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. With the Clock input grounded and all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs HIGH in turn.

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0V$

				74	74	UNIT	
	PARAMETER	TEST CONDITIONS	C _L = 15pF	$R_L = 400\Omega$	C _L = 15pF		
			Min	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	25		25		MHz
t _{PLH}	Propagation delay Clock to output	Waveform 1		16 28		25 40	ns
t _{PLH} t _{PHL}	Propagation delay Reset to output	Waveform 2		15 25		25 40	ns
t _{PLH} t _{PHL}	Propagation delay Set to output	Waveform 2		15 35		25 40	ns

NOTE:

December 4, 1985 5-175


Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_b, pulse width or duty cycle.

74109, LS109A

AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V


	DADAMPTED	TEAT COMPLETIONS	74		74	14545	
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W (H)	Clock pulse width (HIGH)	Waveform 1	20		25		ns
t _W (L)	Clock pulse width (LOW)	Waveform 1	20		15		ns
t _W (L)	Set or reset pulse width (LOW)	Waveform 2	20		25		ns
t _s	Set-up time J or K to clock	Waveform 1	10		20		ns
t _h	Hold time J or K to clock	Waveform 1	6.0		5.0		ns

AC WAVEFORMS



 $v_M=1.3V \ \ \text{for 74LS; } \ v_M=1.5V \ \ \text{for all other TTL families}.$ The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 1. Clock To Output Delays, Data Set-up And Hold Times, Clock Pulse Width





 V_{M} = 1.3V for 74LS; V_{M} = 1.5V for all other TTL families

Waveform 2. Set And Reset To Output Delays, Set And Reset Pulse Widths

74109, LS109A

TEST CIRCUITS AND WAVEFORMS





 $V_{M} = 1.3V$ for 74LS, $V_{M} = 1.5V$ for all other TTL families. Input Pulse Definition

Test Circuit For 74 Totem-Pole Outputs

rest circuit roi 74 Totem-role output

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mathsf{TLH}},\ t_{\mathsf{THL}}$ Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS									
FAMILT	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}					
74	3.0V	1MHz	500ns	7ns	7ns					
74LS	3.0V	1MHz	500ns	15ns	6ns					
74S	3.0V	1MHz	500ns	2.5ns	2.5ns					

5

Signetics

74LS112, **S112** Flip-Flops

Dual J-K Edge-Triggered Flip-Flop Product Specification

Logic Products

DESCRIPTION

The '112 is a dual J-K negative edgetriggered flip-flop featuring individual J, K, Clock, Set and Reset inputs. The Set (\overline{S}_D) and Reset (\overline{R}_D) inputs, when LOW, set or reset the outputs as shown in the Function Table regardless of the levels at the other inputs.

A HIGH level on the Clock (\overline{CP}) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the \overline{CP} is HIGH and the flip-flop will perform according to the Function Table as long as minimum setup and hold times are observed. Output state changes are initiated by the HIGH-to-LOW transition of \overline{CP} .

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74LS112	45MHz	4mA
74S112	125MHz	15mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to $+70$ °C
Plastic DIP	N74S112N, N74LS112N
Plastic SO	N74LS112D, N74S112D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	748	74LS
CP	Clock input	2Sul	4LSul
$\overline{R}_D,\ \overline{S}_D$	Reset and set inputs	3.5Sul	3LSul
J, K	Data inputs	1Sul	1LSul
Q, Q	Outputs	10Sul	10LSul


NOTE

A 74 unit load (ul) is $50\mu\text{A}$ I $_{\text{IH}}$ and -2.0mA I $_{\text{IL}}$, and a 74LS unit load (LSuI) is $20\mu\text{A}$ I $_{\text{IH}}$ and -0.4mA I $_{\text{IL}}$


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



74LS112, S112

LOGIC DIAGRAM



FUNCTION TABLE

		INF		OUTPUTS			
OPERATING MODE	\bar{s}_{D}	R _D	CP	J	ĸ	Q	Q
Asynchronous set	L	Н	Х	Х	X	н	L
Asynchronous reset (clear)	Н	L	X	X	X	L	Н
Undetermined	L	L	Х	X	X	Н	Н
Toggle	Н	Н	↓	h	h	q	q
Load "0" (reset)	Н	Н	1	1	h	Ĺ	H
Load "1" (set)	Н	Н	↓	h	i	Н	L
Hold "no change"	Н	Н	1	1	1	q	q

- H = HIGH voltage level steady state.
- h = HIGH voltage level one set-up time prior to the HIGH-to-LOW Clock transition.
- = LOW voltage level steady state.
- = LOW voltage level one set-up time prior to the HIGH-to-LOW Clock transition.
- q = Lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW Clock transition.
- X = Don't care.
- → HIGH-to-LOW Clock transition.

NOTE:

Both outputs will be HIGH while both \overline{S}_D and \overline{R}_D are LOW, but the output states are unpredictable if \overline{S}_D and \overline{R}_D go HIGH simultaneously.

5

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	748	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to -7.0	-0.5 to +5.5	V
IIN	Input current	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74LS			748			
	PAHAMETER	Min	Nom	Max	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧	
V _{IH}	HIGH-level input voltage	2.0			2.0			٧	
V _{IL}	LOW-level input voltage			+0.8			+ 0.8	٧	
lik	Input clamp current			-18			-18	mA	
Юн	HIGH-level output current			-400			-1000	μΑ	
loL	LOW-level output current			8			20	mA	
T _A	Operating free-air temperature	0		70	0		70	°C	

74LS112, S112

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

V _{OL} L	PARAMETER HIGH-level output voltage LOW-level output voltage			, V _{IL} = MAX,	Min 2.7	Typ² 3.4	Max	Min 2.7	Typ ²	Max	UNIT
V _{OL} L	_OW-level output voltage	$I_{OH} = MAX$ $V_{CC} = MIN,$ $V_{IH} = MIN,$, V _{IL} = MAX,	2.7	3.4		0.7			
		V _{IH} = MIN,	lo		Ĺ			2.7	3.4		V
			, ∪,	= MAX		0.35	0.5			0.5	V
V		AIT - MAY	lo	= 4mA (74LS)		0.25	0.4				V
AlK II	nput clamp voltage	$V_{CC} = MIN$, $I_1 = I_{IK}$				-1.5			-1.2	٧	
			V ₁ = 5.5V							1.0	mA
. 1	nput current at maximum	V - MAY	a = MAX	J, K Inputs			0.1				mA
- 4	nput voltage	V _{CC} = MAX	V _I = 7.0V	\overline{R}_D , \overline{S}_D Inputs			0.3				mA
			CP Inputs			0.4				mA	
			J, K Inputs			20			50	μА	
I _{IH} H	HIGH-level input current	V _{CC} = MAX	V _I = 2.7V	\overline{R}_D , \overline{S}_D Inputs			60			100	μΑ
				CP Inputs			80			100	μΑ
				J, K Inputs			-0.4				mA
			V _I = 0.4V	\overline{R}_D , \overline{S}_D Inputs			-0.8				mA
	_OW-level input current	V _{CC} = MAX		CP Inputs			-0.8				mA
I _{IL} L	_Ow-lever input current	VCC = IVIAA		J, K Inputs						-1.6	mA
	V ₁ =	V ₁ = 0.5V	\overline{R}_D , \overline{S}_D Inputs						-7	mA	
				CP Inputs						-4	mA
I _{OS} S	Short-circuit output current ³	V _{CC} = MAX			-20		-100	-40		-100	mA
I _{CC} S	Supply current ⁴ (total)	V _{CC} = MAX				4	8		15	50	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. With the Clock input grounded and all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs HIGH in turn.

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER			74	4LS	7	UNIT	
		TEST CONDITIONS	$C_L = 15 pF, R_L = 2 k\Omega$		C _L = 15pF,		$R_L = 280\Omega$
			Min	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	30		80		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		20 30		7.0 7.0	ns
t _{PLH} t _{PHL}	Propagation delay \overline{S}_D or \overline{R}_D to output	Waveform 2		20 30		7.0 7.0	ns

NOTE:


Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

74LS112, S112

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0 V$


	PARAMETER	TEST COMPLETIONS	74LS		748			
	PARAMETER	TEST CONDITIONS Min		Max	Min	Max	UNIT	
t _W (H)	Clock pulse width (HIGH)	Waveform 1	20		6.0		ns	
t _W (L)	Clock pulse width (LOW)	Waveform 1	13		6.5		ns	
t _W (L)	Set or reset pulse width (LOW)	Waveform 2	25		8.0		ns	
t _s	Set-up time J or K to clock	Waveform 1	20		3.0		ns	
th	Hold time J or K to clock	Waveform 1	0		0		ns	


AC WAVEFORMS



74LS112, S112

TEST CIRCUITS AND WAVEFORMS





 $V_{M} = 1.3V$ for 74LS; $V_{M} \approx 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mathsf{TLH}},\; t_{\mathsf{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

Signetics

74LS113, **S113** Flip-Flops

Dual J-K Edge-Triggered Flip-Flop Product Specification

Logic Products

DESCRIPTION

The '113 is a dual J-K negative edge-triggered flip-flop featuring individual J, K, Set and Clock inputs. The asynchronous Set (\overline{S}_D) input, when LOW, forces the outputs to the steady state levels as shown in the Function Table regardless of the levels at the other inputs.

A HIGH level on the Clock (\overline{CP}) input enables the J and K inputs and data will be accepted. The logic levels at the J and K inputs may be allowed to change while the \overline{CP} is HIGH and the flip-flop will perform according to the Function Table as long as minimum set-up and hold times are observed. Output state changes are initiated by the HIGH-to-LOW transition of \overline{CP} .

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74LS113	45MHz	4mA
74S113	125MHz	15mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74S113N, N74LS113N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	745	74LS
CP	Clock input	2Sul	4LSul
S _D	Set inputs	3.5Sul	3LSul
J, K	Data inputs	1Sul	1LSul
Q, Q	Outputs	10Sul	10LSul


NOTE:

A 74S unit load (Sul) is $50\mu\text{A}\ l_{\text{IH}}$ and $-2.0\text{mA}\ l_{\text{IL}}$, and a 74LS unit load (LSul) is $20\mu\text{A}\ l_{\text{IH}}$ and $-0.4\text{mA}\ l_{\text{IL}}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Flip-Flops 74LS113, S113

LOGIC DIAGRAM



FUNCTION TABLE

OPERATING MODE		INPU	TS		OUTI	PUTS
OPERATING MODE	Ī,	CP	J	к	Q	Q
Asynchronous set	L	X	×	X	Н	L
Toggle	Н	1	h	h	q	q
Load "0" (reset)	Н	↓	1	h	L	Н
Load "1" (set)	н	↓	h	1	Н	L
Hold "no change"	Н	↓	1	1	q	q

H = HIGH voltage level steady state.

- h = HIGH voltage level one set-up time prior to the HIGH-to-LOW Clock transition.
- = LOW voltage level steady state.
- = LOW voltage level one set-up time prior to the HIGH-to-LOW Clock transition.
- = Lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW Clock transition.
- = Don't care.
- ↓ = HIGH-to-LOW Clock transition.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	٧
VIN	Input voltage	-0.5 to -7.0	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

		74LS			748			
	PARAMETER	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+ 0.8			+0.8	٧
l _{IK}	Input clamp current			-18			-18	mA
Іон	HIGH-level output current			-400			-1000	μΑ
loL	LOW-level output current			8			20	mA
TA	Operating free-air temperature	0		70	0		70	°C

74LS113, S113

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		TEST CONDITIONS!		74LS113			74S113				
	PARAMETER	TES	TEST CONDITIONS ¹			Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V I _{OH} = MAX	V _{IH} = MIN,	V _{iL} = MAX,	2.7	3.4		2.7	3.4		V
	1014/1	V _{CC} = MIN,	1	OL = MAX		0.35	0.5			0.5	٧
V _{OL}	LOW-level output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$		OL = 4mA (74LS)		0.25	0.4				V
Vik	Input clamp voltage	V _{CC} = MIN, I	lı = lıK				-1.5			-1.2	٧
			V _I = 5.5V J, K Inp							1.0	mA
l ₁	Input current at maximum	V _{CC} = MAX					0.1				mA
'1	input voltage	V _{CC} = IVIAX	V _I = 7.0\	/ SD Inputs			0.3				mA
				CP Inputs			0.4				mA
			J, K Inputs			20			50	μΑ	
Iн	HIGH-level input current	V _{CC} = MAX	V _I = 2.7\	/ S _D Inputs			6C			100	μΑ
				CP Inputs			80			100	μΑ
				J, K Inputs			-0.4				mA
			V ₁ = 0.4\	/ S _D Inputs			-0.8				mA
	LOW love in the surrent	V - MAY		CP Inputs		,	-0.8				mA
IIL	LOW-level input current	V _{CC} = MAX		J, K Inputs						-1.6	mA
			V ₁ = 0.5\	/ S _D Inputs						7	mA
				CP Inputs						-4	mA
los	Short-circuit output current ³	V _{CC} = MAX	•		-20		-100	-40		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX				4	8		15	50	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. With the Clock input grounded and all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs HIGH in turn.

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER			74	ILS	7.		
		TEST CONDITIONS	$C_L = 15pF, R_L = 2k\Omega$		C _L = 15pF,	$R_L = 280\Omega$	UNIT
			Min	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	30		80		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		20 30		7.0 7.0	ns
t _{PLH} t _{PHL}	Propagation delay Set to output	Waveform 2		20 30		7.0 7.0	ns

NOTE:


Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_f, t_f, pulse width or duty cycle.

Flip-Flops 74LS113, S113

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V


DADA44575D		THOS CONDITIONS	74LS		74S		
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W (H)	Clock pulse width (HIGH)	Waveform 1	20		6.0		ns
t _W (L)	Clock pulse width (LOW)	Waveform 1	13		6.5		ns
t _W (L)	Set pulse width (LOW)	Waveform 2	25		8.0		ns
ts	Set-up time J or K to clock	Waveform 1	20		3.0		ns
th	Hold time J or K to clock	Waveform 1	0		0		ns

AC WAVEFORMS



 $V_M=1.3V \ \ \text{for 74LS; } V_M=1.5V \ \ \text{for all other TTL families.}$ The shaded areas indicate when the input is permitted to change for predictable output performance.


Waveform 1. Clock To Output Delays, Data Set-up And Hold Times, Clock Pulse Width




Waveform 2. Set And Reset To Output Delays, Set And Reset Pulse Widths

74LS113, S113

TEST CIRCUITS AND WAVEFORMS





 $V_{M} = 1.3V$ for 74LS; $V_{M} = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. G_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = Termination$ resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS						
PAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

5

Signetics

74116 Latch

Dual 4-Bit Transparent Latch Product Specification

Logic Products

DESCRIPTION

The '116 has two independent 4-bit transparent latches. Each 4-bit latch is controlled by a two-input active LOW Enable gate (\overline{E}_0 and \overline{E}_1). When both \overline{E}_0 and \overline{E}_1 are LOW, the data enters the latch and appears at the output. The outputs follow the Data inputs as long as \overline{E}_0 and \overline{E}_1 are LOW. The data on the D inputs one set-up time before the LOW-to-HIGH transition of \overline{E}_0 or \overline{E}_1 will be stored in the latch. The Latched outputs remain stable as long as either \overline{E}_0 or \overline{E}_1 is HIGH.

Each 4-bit latch has an active LOW asynchronous Master Reset (\overline{MR}) input. When LOW, the \overline{MR} input overrides the Data and Enable inputs and sets the four Latch outputs LOW.

TYPE	TYPICAL PROPAGATION DELAY—DATA TO OUTPUT	TYPICAL SUPPLY CURRENT (TOTAL)
74116	11ns	50mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to $+70$ °C
Plastic DIP	N74116N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
Ē₀, Ē₁	Enable inputs	1ul
D ₀ – D ₃	Data inputs	1.5ul
MR	Master reset input	1ul .
Q ₀ – Q ₃	Latch outputs	10ul


NOTE:

Where a 74 unit load (ul) is understood to be $40\mu A~l_{IH}$ and $-1.6mA~l_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Latch

74116

LOGIC DIAGRAM



FUNCTION TABLE

OPERATING	INPUTS				OUTPUT	
MODE	MR	Ē ₀	Ē1	Dn	Qn	
Reset (clear)	L	Х	Х	Х	L	
Enable latch	Н	L	L L	L H	L H	
Latch data	Н	↑ L	L ↑	l h	L H	

- H = HIGH voltage level.
- h = HIGH voltage level one set-up time prior to the LOW-to-HIGH Enable transition.
- L = LOW voltage level.
- I = LOW voltage level one set-up time prior to the LOW-to-HIGH Enable transition.
- X = Don't care.

 ↑ = LOW-to-HIGH Enable transition.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	٧
V _{IN}	Input voltage	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +15	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

DADAMETED		74			
	PARAMETER		Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	V
V_{IH}	HIGH-level input voltage	2.0			٧
VIL	LOW-level input voltage			+0.8	V
l _{IK}	Input clamp current			-12	mA
Гон	HIGH-level output current			-800	μΑ
loL	LOW-level output current			16	mA
TA	Operating free-air temperature	0		70	°C

Signetics Logic Products

Latch 74116

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			TEST COUNTYIONS		74116		
	PARAMETER	TEST CO	TEST CONDITIONS ¹			Max	UNIT
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IOH} = MAX$	L = MAX,	2.4	3.4		V
V _{OL}	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{I}$ $I_{OL} = MAX$	_L = MAX,		0.2	0.4	V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5	V
l ₁	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5V				1.0	mA
1	LUCU lovel innut average	V - MAY V - 24V	E, MR inputs			40	μΑ
Ιн	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.4V$	D inputs			60	μΑ
			E, MR inputs			-1.6	mA
$I_{\rm IL}$	LOW-level input current	$V_{CC} = MAX, V_1 = 0.4V$	D inputs, initial peak			-2.4	mA
			D inputs, steady-state			-1.6	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-57	mA
	C!- 4 (4-4-1)	V MAY	Condition 1		60	100	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX	Condition 2		40	70	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			7		
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	UNIT
			Min	Max	
t _{PLH}	Propagation delay Enable to output	Waveform 1		30 22	ns
t _{PLH}	Propagation delay Data to output	Waveform 2		15 18	ns
t _{PHL}	Propagation delay MR to output	Waveform 3		22	ns

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC}MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second


^{4.} Condition 1. Measure I_{CC} with all inputs grounded and all outputs open. Condition 2. Measure I_{CC} with E inputs grounded, all other inputs at 4.5V and all outputs open.

Latch 74116

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V


			74			
PARAMETER		TEST CONDITIONS	Min	Max	UNIT	
t _W	Enable pulse width	Waveform 1	18		ns	
t _W	Master reset pulse width	Waveform 3	18		ns	
t _s (H)	Set-up time HIGH data to enable	Waveform 4	8.0		ns	
t _h (H)	Hold time HIGH data to enable	Waveform 4		-2.0	ns	
t _s (L)	Set-up time LOW data to enable	Waveform 4	14.0		ns	
t _h (L)	Hold time LOW data to enable	Waveform 4	8.0		ns	
t _h (L)	Hold time LOW enable to master reset to load HIGH	Waveform 3	8.0		ns	

AC WAVEFORMS



V_M = 1.5V for 74 and 74S; V_M = 1.3V for 74LS.

Waveform 1. Propagation Delay Enable to Output And Enable Pulse Width




 $V_M = 1.5V \ \text{for } 74 \ \text{and } 74S; \ V_M = 1.5V \ \text{for } 74LS.$ Waveform 2. Propagation Delay Data To Output



 $V_{M} = 1.5V$ for 74 and 74S; $V_{M} = 1.3V$ for 74LS.

Waveform 3. Master Reset Pulse Width, Master Reset To Output Delay And Low Enable To Master Reset Hold Time




 $V_M=1.5V\ \ \text{for}\ \ 74\ \ \text{and}\ \ 74S;\ V_M=1.5V\ \ \text{for}\ \ 74LS.$ The shaded areas indicate when the input is permitted to change for predictable output performance.


Waveform 4. Data Set-up And Hold Times

Latch

74116

TEST CIRCUITS AND WAVEFORMS





 $V_{M} \approx 1.3 V$ for 74LS; $V_{M} \approx 1.5 V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} : see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH.}} \ t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

74121 Multivibrator

Monostable Multivibrator Product Specification

Logic Products

FEATURES

- Very good pulse width stability
- Virtually immune to temperature and voltage variations
- Schmitt trigger input for slow input transitions
- Internal timing resistor provided

DESCRIPTION

These multivibrators feature dual active LOW going edge inputs and a single active HIGH going edge input which can be used as an active HIGH enable input. Complementary output pulses are provided.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry (TTL hysteresis) for the B input allows jitter-free triggering from inputs with transition rates as slow as 1 volt/second, providing the circuit with an excellent noise immunity of typically 1.2 volts. A high immunity to $V_{\rm CC}$ noise of typically 1.5 volts is also provided by internal latching circuitry. Once fired, the outputs are independent of further transitions of the inputs and are a function only of the

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)	
74121	43ns	18mA	

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ± 5%; T _A = 0°C to +70°C
Plastic DIP	N74121 N
Plastic SO	N74121 D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

timing components. Input pulses may be of any duration relative to the output pulse. Output pulse length may be varied from 20 nanoseconds to 28 seconds by choosing appropriate timing components. With no external timing components (i.e., $R_{\rm int}$ connected to $V_{\rm CC}$, $C_{\rm ext}$ and $R_{\rm ext}/C_{\rm ext}$ open), an output pulse of typically 30 or 35 nanoseconds is achieved which may be used as a dc triggered reset signal. Output rise and fall times are TTL compatible and independent of pulse length.


Pulse width stability is achieved through internal compensation and is virtually

independent of $V_{\rm CC}$ and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components.


Jitter-free operation is maintained over the full temperature and V_{CC} ranges for more than six decades of timing capacitance (10pF to 10μF) and more than one decade of timing resistance (2k Ω to 30k Ω for the 54121 and 2k Ω to 40k Ω for the 74121). Throughout these ranges, pulse width is defined by the relationship: (see Figure 1)

$$\frac{t_{W}(out) = C_{ext} R_{ext} In2}{t_{W}(out) \approx 0.7 C_{ext} R_{ext}}$$


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

INPUTS			OUT	PUTS
Ā ₁	Ā ₂	В	Q	ā
L	Х	Н	L	Н
×	L	Н	L	Н
X	X	L	L	Н
Н	н	Х	L	Н
Н	1	Н	Л	U
↓	н	Н	л	T.
↓	↓ ↓	н	л	v
L	×	1	л	T
×	L	1	\T	T

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
Ā ₁ , Ā ₂	Inputs	1ul
В	input	2ul
Q, Q	Outputs	10ul

NOTE:

A 74 unit load (ul) is understood to be $40\mu\text{A}$ I_{IH} and - 1.6mA I_{IL}.

In circuits where pulse cutoff is not critical, timing capacitance up to 1000 µF and timing resistance as low as $1.4k\Omega$ may be used.

- H = HIGH voltage level
- L = LOW voltage level
- X = Don't care

 ↑ = LOW-to-HIGH transition
- ↓ = HIGH-to-LOW transition

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
Vcc	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +5.5	V
liN	Input current	-30 to +5	mA
Vout	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70 +	°C

RECOMMENDED OPERATING CONDITIONS

		74				
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	CC Supply voltage		4.75	5.0	5.25	٧
lık	Input clamp current				-12	mA
Юн	I _{OH} HIGH-level output current				-400	μА
loL	LOW-level output current				16	mA
d. / ds	Date of size or fell of insult suite	B input	1			V/s
dv/dt	Rate of rise or fall of input pulse \$\overline{\A}_1\$, \$\overline{A}_2\$ inputs		1			V/µs
TA	Operating free-air temperature		0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					74121		
	PARAMETER	TEST CO	TEST CONDITIONS ¹		Typ ²	Max	UNIT
V _{T+}	Positive-going threshold at A and B	V _{CC} = MIN	V _{CC} = MIN			2.0	٧
V _T _	Negative-going threshold at A and B	V _{CC} = MIN		0.8			٧
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _I I _{OH} = MAX	$V_{CC} = MIN, V_{iH} = MIN, V_{iL} = MAX,$ $I_{OH} = MAX$		3.4		٧
V _{OL}	LOW-level output voltage	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$, $I_{OL} = MAX$			0.2	0.4	٧
V_{IK}	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$				-1.5	V
I ₁	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5V				1.0	mA
1	UICH lovel input aurrent	V - 144 V V - 2 4 V	\overline{A}_1 , \overline{A}_2 inputs			40	μΑ
lн	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.4V$	B input			80	μΑ
	LOW level input accept	V - MAY V - 0.4V	A ₁ , A ₂ inputs			-1.6	mA
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_I = 0.4V$	B input			-3.2	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-55	mA
1	Cupply ourrest (total)	V - MAY	Quiescent		13	25	mA
Icc	Supply current (total)	V _{CC} = MAX	Triggered		23	40	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER			7		
		TEST CONDITIONS	C _L = 15pF,	UNIT	
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay Ā input to Q & Q output	Waveform 1 $C_{\text{ext}} = 80 \text{pF}, R_{\text{int}} \text{ to } V_{\text{CC}}$		70 80	ns
t _{PLH} t _{PHL}	Propagation delay B input to Q & Q output	Waveform 2 $C_{\text{ext}} = 80 \text{pF}, R_{\text{int}} \text{ to } V_{\text{CC}}$		55 65	ns
t _W	Minimum output pulse width	$C_{ext} = 0pF$, R_{int} to V_{CC}	20	50	ns
		$C_{ext} = 80pF$, R_{int} to V_{CC}	70	150	ns
tw	Output pulse width	$C_{\text{ext}} = 100 \text{pF}, R_{\text{ext}} = 10 \text{k}\Omega$	600	800	ns
		$C_{\text{ext}} = 1 \mu \text{F}, R_{\text{ext}} = 10 \text{k}\Omega$	6.0	8.0	ms

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


Signetics Logic Products


Multivibrator 74121

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V


PARAMETER			74			
		TEST CONDITIONS	Min	Max	UNIT	
t _W	Minimum input pulse width to trigger	Waveforms 1 & 2	50		ns	
R _{ext}	External timing resistor range		1.4	40	kΩ	
C _{ext}	External timing capacitance range		0	1000	μF	
		$R_{ext} = 2k\Omega$		67	%	
Output duty cycle		$R_{ext} = R_{ext}(Max)$		90	%	

AC WAVEFORMS





TEST CIRCUITS AND WAVEFORMS



V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH, }} t_{\text{THL}}$ Values should be less than or equal to the table

FAMILY	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

74123 Multivibrator

Dual Retriggerable Monostable Multivibrator Product Specification

Logic Products

FEATURES

- DC triggered from active HIGH or active LOW inputs
- Retriggerable for very long pulses — up to 100% duty cycle
- Direct reset terminates output pulse
- Compensated for V_{CC} and temperature variations

DESCRIPTION

The '123 is a dual retriggerable monostable multivibrator with output pulse width control by three methods. The basic pulse time is programmed by selection of external resistance (R_{ext}) and capacitance (C_{ext}) values. Once triggered, the basic pulse width may be extended by retriggering the gated active LOW going edge input (\overline{A}) or the active HIGH going edge input (B), or be reduced by use of the overriding active LOW reset.

The basic output pulse width is essentially determined by the values of external capacitance and timing resistance.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74123	24ns	46mA

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74123N
Plastic SO	N74123D

For pulse widths when $C_{\text{ext}} \leq 1000 \text{pF}$, see Figure A.

When $C_{\text{ext}} > 1000 \text{pF}$, the output pulse width is defined as:


$$t_W = 0.28 R_{ext} \cdot C_{ext} (1 + \frac{0.7}{R_{ext}})$$

The external resistance and capacitance are normally connected as shown in Figure B. If an electrolytic capacitor is to be used with an inverse voltage rating of


less than 1V then Figure C should be used. (Inverse voltage rating of an electrolytic is normally specified at 5% of the forward voltage rating.) If the inverse voltage rating is 1V or more (this includes a 100% safety margin) then Figure B can be used. Note that if Figure C is used the timing equations change as follows:

$$t_W \approx 0.25 R_{\text{ext}} \cdot C_{\text{ext}} (1 + \frac{0.7}{R_{\text{ext}}})$$


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



74123

FUNCTION TABLE

INPUTS			OUTI	PUTS
RD	Ā	В	Q	Q
L	Х	Х	L	н
X	Н.	X	L	Н
X	Х	L	L	Н
Н.	L	1	T.	U
Н	1 1	Н	1,r	T
1	L	Н	V	L

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
Ā, B	Inputs	1ul
R _D	Input	2ul
Q, Q	Outputs	10ul

NOTE: A 74 unit load (ul) is understood to be 40µA I_{IH} and -1.6mA IIL.

- L = LOW voltage level
- X = Don't care
- = LOW-to-HIGH transition
- = HIGH-to-LOW transition
- T = One HIGH-level pulse
 T = One LOW-level pulse

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
IN	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER		74 Min Nom Max			
					UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	V
l _{IK}	Input clamp current			-12	mA
Юн	HIGH-level output current			-800	μΑ
loL	LOW-level output current			16	mA
TA	Operating free-air temperature	0		70	°C
V _{iH}	HIGH-level input voltage	2.0			٧
VIL	LOW-level input voltage			+0.8	٧

H = HIGH voltage level

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		7507.0	7507 00UDITIOUS!		74123		
	PARAMETER	TEST C	TEST CONDITIONS ¹		Typ ²	Max	UNIT
Voh	HIGH-level output voltage ⁵	V _{CC} = MIN, I _{OH} = MAX		2,4	3.4		٧
V _{OL}	LOW-level output voltage ⁵	V _{CC} = MIN, i _{OL} = MAX			0.2	0.4	V
VIK	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5	٧
fı	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5V				1.0	mA
	I _{IH} HIGH-level input current	V _{CC} = MAX, V _I = 2.4V	A, B inputs			40	μΑ
iн			R _D input			80	μΑ
		V MAY V 0.4V	Ā, B inputs			-1.6	mA
łıL	LOW-level input current	$V_{CC} = MAX, V_1 = 0.4V$	R _D input			-3.2	mA
los	Short-circuit output current ^{3, 5}	V _{CC} = MAX		-10		-40	mA
	I _{CC} Supply current ⁴ (total)	V - MAY	Quiescent		46	66	mA
ICC		V _{CC} = MAX	Triggered		46	66	mA

NOTES:

2. All typical values are at V_{CC} = 5V, T_A = 25°C.

5. Ground C_{ext} to measure V_{OH} at Q, V_{OL} at \overline{Q} , or I_{OS} at Q. C_{ext} is open to measure V_{OH} at \overline{Q} , V_{OL} at Q, or I_{OS} at \overline{Q} .

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

-	PARAMETER	TEST CONDITIONS	C_L = 15pF, R_L = 400 Ω		UNIT
		·	Min	Max	
t _{PLH} t _{PHL}	Propagation delay Ā input to Q & Q output	Waveform 1 $C_{\text{ext}} = 0 \text{pF}, R_{\text{ext}} = 5 \text{k}\Omega$		33 40	ns
t _{PLH} t _{PHL}	Propagation delay B input to Q & Q output	Waveform 2 $C_{ext} = 0pF, R_{ext} = 5k\Omega$		28 36	ns
t _{PLH}	Propagation delay RD input to Q & Q output	Waveform 3 $C_{\text{ext}} = 0 \text{pF}, R_{\text{ext}} = 5 \text{k}\Omega$		40 27	ns
twQ	Minimum Q pulse width	Waveforms 1 & 2 $C_{ext} = 0pF, R_{ext} = 5k\Omega$		65	ns
twQ	Output pulse width		2.76	3.37	μs

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			74			
	PARAMETER	TEST CONDITIONS	Min	Max	UNIT	
tw	Minimum input pulse width	Waveforms 1, 2 & 3	40		ns	
R _{ext}	External timing resistor range		5.0	50	kΩ	
C _{ext}	External timing capacitance range		No res	striction	pF	
C _{Rx/Cx}	Stray capacitance to GND at R _{ext} /C _{ext} terminal			50	pF	


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{3.} los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Quiescent I_{CC} is measured (after being reset) with 2.4V applied to both R_D and Ā inputs, B inputs grounded and all outputs open. Triggered I_{CC} is measured with 2.4V applied to all R_D and B inputs, Ā inputs grounded and all outputs open. For both measurements, C_{ext} = 0.02 μF and R_{ext} = 25kΩ.

74123

AC WAVEFORMS







Signetics Logic Products Product Specification

Multivibrator 74123

TEST CIRCUITS AND WAVEFORMS





 $V_{M} = 1.3V$ for 74LS; $V_{M} = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.


 ${f R}_T$ = Termination resistance should be equal to ${f Z}_{OUT}$ of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

INPUT PULSE REC			REQUIREME	NTS	
FAMILY	- []]		tTLH	t _{THL}	
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns

TYPICAL PERFORMANCE CHARACTERISTICS



74125, 74126, LS125A, LS126A Buffers

Quad 3-State Buffer Product Specification

Logic Products

FUNCTION TABLE '125, 'LS125A

INP	OUTPUT	
С	A	Y
L	L	L
L	н	Н
н	×	(Z)

FUNCTION TABLE '126, 'LS126A

INPUTS		OUTPUT
С	A	Υ
Н	L	L
н	Н	Н
L	×	(Z)

H = HIGH voltage level

L = LOW voltage level

X = Don't care

(Z) = HIGH impedance (off)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74125	10ns	32mA
74LS125A	8ns	11mA
74126	10ns	36mA
74LS126A	9ns	12mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74125N, N74LS125N
Plastic DIP	N74126N, N74LS126N
Plastic SO	N74LS125AD

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
All	Inputs	1ul	1LSul
All	Outputs	10ul	30LSul


NOTE:

Where a 74 unit load (ul) is understood to be 40 μ A I $_{|H}$ and -1.6mA I $_{|L}$, and a 74LS unit load (LSul) is 20 μ A I $_{|H}$ and -0.4mA I $_{|L}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)




Buffers

74125, 74126, LS125A, LS126A


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



5

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT	
V _{CC}	Supply voltage	7.0	7.0	V	
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V	
IIN	Input current	-30 to +5	-30 to +1	mA	
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V	
TA	Operating free-air temperature range	0 to	0 to 70		

RECOMMENDED OPERATING CONDITIONS

			74			74LS		
	PARAMETER		Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voitage	4.75	5.0	5.25	4.75	5.0	5.25	V
VIH	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+ 0.8			+0.8	٧
l _{IK}	Input clamp current			-12			-18	mA
loh	HIGH-level output current			-5.2			-2.6	mA
loL	LOW-level output current			16			24	mA
TA	Operating free-air temperature	0		70	0		70	°C

Buffers

74125, 74126, LS125A, LS126A

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER	NAMETER TEST CONDITIONS ¹		74125 74126			74LS125A 74LS126A			UNIT						
				Min	Typ ²	Max	Min	Typ ²	Max							
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN, V_{IH}$ $I_{OH} = MAX$	= MIN, V _{IL}	= MAX,	2.4	3.1	3.1	2.4 3.1	2.4 3.1	2.4 3.1		3.1	2.4			٧
	LOW-level	V _{CC} = MIN,	I _{OL} = MA	ΑX			0.4		0.35	0.5	٧					
V _{OL}	output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = 12 (74LS)	mA					0.25	0.4	٧					
V _{IK}	Input clamp voltage	V _{CC} = MIN, I ₁ =	l _{iK}				-1.5			-1.5	٧					
l _{ОZН}	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX, V_{IH}$ $V_{O} = 2.4V$	$V_{CC} = MAX$, $V_{IH} = MIN$, $V_{IL} = MAX$, $V_{O} = 2.4V$				40			20	μΑ					
lozL	Off-state output current, LOW-level voltage applied	$V_{CC} = MAX, V_{IH}$ $V_{O} = 0.4V$	V_{CC} = MAX, V_{IH} = MIN, V_{IL} = MAX, V_{O} = 0.4V				-40			-20	μΑ					
	Input current at	V 144V	V ₁ = 5.5\	/			1.0				mA					
I _I	maximum input voltage	V _{CC} = MAX	V _i = 7.0\	/						0.1	mA					
	HIGH-level input	V - MAY	V ₁ = 2.4\	/			40				μΑ					
hH.	current	V _{CC} = MAX	V _I = 2.7\	/						20	μΑ					
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_1 = 0.4V$					-1.6			-0.4	mA					
los	Short-circuit output current ³	V _{CC} = MAX			-28		-70	-40		-130	mA					
1	Supply ourrent (total)	V _{CC} = MAX		'125		32	54		11	20	mA					
lcc	Supply current (total)	VCC - IVIAA		'126		36	62		12	22	mA					


NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORMS



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V


PARAMETER			74	125	74LS	125A	74	126	74LS	126A	
		TEST CONDITIONS	$C_L = 50 pF$ $R_L = 400 \Omega$		$C_L = 45pF$ $R_L = 667\Omega$		$C_L = 50 pF$ $R_L = 400 \Omega$		$C_L = 45pF$ $R_L = 667\Omega$		UNIT
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay Data to output	Waveform 1		13 18		15 18		13 18		15 18	ns
t _{PZH}	Enable to HIGH	Waveform 2		17		20		18		· 25	ns
t _{PZL}	Enable to LOW	Waveform 3		25		25		25		35	ns
t _{PHZ}	Disable from HIGH	Waveform 2, C _L = 5pF		8.0		20		16		25	ns
t _{PLZ}	Disable from LOW	Waveform 3, C _L = 5pF		12		20		18		25	ns


5

Buffers

74125, 74126, LS125A, LS126A

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
t _{PZL}	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

DEFINITIONS $R_L = Load$ resistor to V_{CC} ; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT}

of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

F 4 1411 V	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

74128 Buffer

Quad Two-Input NOR Buffer Product Specification

Logic Products

TYPE		TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
	74128	7ns	23mA

FUNCTION TABLE

INP	OUTPUT	
A	В	Y
L	L	Н
L	н	L
Н	L	L
н	н	L

H = HIGH voltage level L = LOW voltage level

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to +70°C
Plastic DIP	N74128N

NOTES:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
A, B	Inputs	1ul
Y	Output	30ul


NOTE

Where a 74 unit load is understood to be 40 $\mu A~l_{1H}$ and -1.6mA $l_{1L}.$


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



5

Signetics Logic Products Product Specification

Buffer 74128


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	٧
VIN	Input voltage	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +5	mA
Vout	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

		74				
	PARAMETER		Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	٧	
VIH	HIGH-level input voltage	2.0			٧	
ViL	LOW-level input voltage			+ 0.8	٧	
lik	Input clamp current			~12	mA	
Іон	HIGH-level output current			-42.4	mA	
lor	LOW-level output current			48	mA	
TA	Operating free-air temperature	0		70	°C	

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 $\mbox{R}_{\mbox{\scriptsize L}} = \mbox{Load}$ resistor to $\mbox{\scriptsize V}_{\mbox{\scriptsize CC}};$ see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH.}} \ t_{\text{THL}}$ Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS								
	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

						74128			
	PARAMETER	TES	TEST CONDITIONS ¹			Typ ²	Max	UNIT	
		V _{CC} = MIN, V _{IL}	= 0.8V, I _{OF}	= −2.4mA	2.4	3.4		٧	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IL}	= 0.4V, I _{OH}	= -13.2V	2.4			٧	
		V _{CC} = MIN, V _{IL}	= 0.4V, I _{OH}	= MAX	2.0			٧	
VOL	LOW-level output voltage	V _{CC} = MIN, V _{IH}	V _{CC} = MIN, V _{IH} = MIN, I _{OL} = MAX			0.2	0.4	٧	
V_{IK}	Input clamp voltage	V _{CC} = MIN, I _I =	l _{IK}				-1.5	٧	
l _l	Input current at maximum input voltage	V _{CC} = MAX, V _I =	= 5.5V				1.0	mA	
I _{IH}	HIGH-level input current	V _{CC} = MAX, V _I =	= 2.4V				40	μΑ	
I _{IL}	LOW-level input current	V _{CC} = MAX, V _I :	= 0.4V				-1.6	mA	
los	Short-circuit output current ³	V _{CC} = MAX	V _{CC} = MAX		-70		-180	mA	
	Cupply ourrent (total)	V - MAY	Іссн	Outputs HIGH		12	21	mA	
lcc	Supply current (total)	V _{CC} = MAX	Iccl	Outputs LOW		33	57	mA	

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

				4	
PARAMETER		TEST CONDITIONS	R _L =	UNIT	
			Min	Max	
t _{PLH}	Propagation delay	Waveform 1, C _L = 50pF		9 12	ns
t _{PLH} t _{PHL}	Propagation delay	Waveform 1, C _L = 150pF		15 18	ns



74132, LS132 Schmitt Triggers

Quad 2-Input NAND Schmitt Trigger Product Specification

Logic Products

The '132 contains four 2-input NAND gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have greater noise margin than conventional NAND gates.

Each circuit contains a 2-input Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem-pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transition, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input threshold (typically 800mW) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations. As long as one input remains at a more positive voltage than V_{T + MAX}, the gate will respond to the transitions of the other input as shown in Waveform 1.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74132	15ns	21mA
74LS132	15ns	7mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74132N, N74LS132N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	PINS DESCRIPTION		74LS
A, B	Inputs	1ul	1LSul
Υ	Output	10ul	10LSul

NOTE:


Where a 74 unit load (uI) is understood to be 40 μ A I $_{IH}$ and -1.6mA I $_{IL}$, and a 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and -0.4mA I $_{II}$.

FUNCTION TABLE


ir ir	NPUTS	OUTPUT
A	В	Y
L	L	Н
L	Н	H
[н	L	(н
Н	н	L

H = HIGH voltage level L = LOW voltage level


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



74132, LS132


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	٧
I _{IN}	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

DADAMETED			74			74LS		
	PARAMETER		Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
lik	Input clamp current			-12			-18	mA
Гон	HIGH-level output current			-800			-400	μΑ
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}}, \ t_{\text{THL}}$ Values should be less than or equal to the table entries.

FAMIL V	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

74132, LS132


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1		74132			74LS132		
	PARAMETER	TEST CONDITIONS1		Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{T+}	Positive-going threshold	٧	_{CC} = 5.0V	1.5	1.7	2.0	1.4	1.6	1.9	V
V _{T-}	Negative-going threshold	V	_{CC} = 5.0V	0.6	0.9	1.1	0.5	0.8	1.0	٧
ΔV_T	Hysteresis (V _{T+} - V _{T-})	V	_{CC} = 5.0V	0.4	0.8		0.4	0.8		٧
V _{OH}	HIGH-level output voltage		$IN, V_I = V_{T-MIN},$ $DH = MAX$	2.4	3.4		2.7	3.4		٧
.,	1004/111	V _{CC} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5	. V
V _{OL}	LOW-level output voltage	$V_I = V_{T + MAX}$	I _{OL} = 4mA (74LS)					0.25	0.4	٧
V _{IK}	Input clamp voltage	V _{CC} =	= MIN, I _I = I _{IK}			-1.5			-1.5	٧
I _{T+}	Input current at positive- going threshold	V _{CC} =	$V_{CC} = 5.0V, V_I = V_{T+}$		-0.43			-0.14		mA
I _T _	Input current at negative- going threshold	V _{CC} =	5.0V, V _I = V _{T-}		-0.56			-0.18		mA
	Input current at maximum	.,	V _I = 5.5V			1.0				mA
۱۱ ا	input voltage	$V_{CC} = MAX$	V _I = 7.0V						0.1	mA
		.,	V _I = 2.4V			40				μΑ
I _{IH}	HIGH-level input current	$V_{CC} = MAX$	V _I = 2.7V						20	μΑ
IIL	LOW-level input current	V _{CC} = I	MAX, $V_1 = 0.4V$			-1.2			-0.4	mA
los	Short-circuit output cur- rent ³	V _{CC} = MAX		-18		-55	-20		-100	mA
	Contract (Astal)	\/ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	I _{CCH} Outputs HIGH		15	24		5.9	11	mA
lcc	Supply current (total)	$V_{CC} = MAX$	I _{CCL} Outputs LOW		26	40		8.2	14	mA

NOTES:


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{\rm CC}$ = 5V, T_A = 25°C.
- 3. I_{OS} is tested with V_{OUT} = + 0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



74132, LS132

TYPICAL CHARACTERISTICS



74132, LS132

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0 V$

			7	74 74LS				
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	$R_L = 2k\Omega$	UNIT	
			Min	Max	Min	Max		
t _{PLH}	Propagation delay	Waveform 1		22 22		22 22	ns	

74\$133 Gate

13-Input NAND Gate Product Specification

Logic Products

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)		
74S133	4ns	4mA		

FUNCTION TABLE

INPUTS	OUTPUT
A M	7
нн	L
one input = L	н

H = HIGH voltage level L = LOW voltage level

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74S133N
Plastic SO	N74S133D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74S
All	Inputs	1Sul
Ÿ	Output	10Sul


NOTE:

A 74S unit load (Sul) is understood to be $50\mu A~l_{1H}$ and $-2.0mA~l_{1L}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



<u>5</u>

74\$133 Gate


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74\$	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
In	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74S			
			Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	V	
V _{IH}	HIGH-level input voltage	2.0			٧	
V _{IL}	LOW-level input voitage			+0.8	V	
lık	Input clamp current			-18	mA	
Іон	HIGH-level output current			-1000	μΑ	
loL	LOW-level output current			20	mA	
T _A	Operating free-air temperature	0		70	°C	

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. CL = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

t_{TLH}, t_{THL} Values should be less than or equal to the table entries.

	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

Gate 74\$133


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER					74\$133	S133	
		TEST	CONDITIONS ¹	Min	Min Typ ²		UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IL} = MAX, I _{OH} = MAX		2.7	3.4		٧
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, I _{OL} = MAX				0.5	V
$V_{!K}$	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.2	· V
l ₁	Input current at maximum input voltage	$V_{CC} = MAX, V_i = 5.5V$				1.0	mA
l _{iH}	HIGH-level input current	V _{CC} = MAX, V _I =	2.7V			50	μΑ
IIL	LOW-level input current	V _{CC} = MAX, V _I =	0.5V			-2	mA
los	Short-circuit output current ³	V _{CC} = MAX		-40		-100	mA
	C		I _{CCH} Outputs HIGH		3	5	mA
Icc	Supply current (total)	V _{CC} = MAX	I _{CCL} Outputs LOW		5.5	10	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

	PARAMETER	TEST CONDITIONS		74LS $C_{L} = 15 pF, \ R_{L} = 280 \Omega$		
			Min	Max		
t _{PLH} t _{PHL}	Propagation delay	Waveform 1		6.0 7.0	ns	

74S134 Gate

12-Input NAND Gate (3-State)

Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT		
74S134	5ns	10mA		

FUNCTION TABLE

INPUTS	OUTPUT	
D ₀ D ₁₁	ŌĒ	Ÿ
нн	L	L
one input = L	L	н
X X	Н	(Z)

H = HIGH voltage level

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to +70°C
Plastic DIP	N74S134N
Plastic SO	N74S134D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74S	
Ali	Inputs	1Sul	
Ÿ	Output	10Sul	


NOTE:

Where a 74S unit load (Sul) is understood to be $50\mu A~l_{1H}$ and -2.0mA l_{1L} .


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



L = LOW voltage level

X = Don't care

⁽Z) = HIGH impedance "off" state

AMP (V)

AMP (V)

٥v

٠ov

Gate 74\$134


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74\$	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

			74\$		
	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			V
V _{IL}	LOW-level input voltage			+ 0.8	V
lık	Input clamp current			-18	mA
Гон	HIGH-level output current			-6.5	μΑ
loL	LOW-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

TEST CIRCUITS AND WAVEFORMS



 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

10%

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 t_{TLH} , t_{THL} Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS					
PAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}	
74	3.0V	1MHz	500ns	7ns	7ns	
74LS	3.0V	1MHz	500ns	15ns	6ns	
74S	3.0V	1MHz	500ns	2.5ns	2.5ns	

Signetics Logic Products

Gate 74\$134


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				.1	74S134			
PARAMETER		TEST CO	TEST CONDITIONS ¹		Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX	I _{OH} = -	-2mA -6.5mA	2.4	3.2		V
V _{OL}	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN,$ $V_{IL} = MAX,$ $I_{OL} = MAX$					0.5	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}					-1.2	٧
l _{OZH}	Off-state output current, HIGH-level voltage applied	V _{CC} = MAX, V _{IH} = MIN,	V _{IL} = MA	X, V _O = 2.4V			50	μΑ
l _{OZL}	Off-state output current, LOW-level voltage applied	V _{CC} = MAX, V _{IH} = MIN,	V _{IL} = MA	x, V _O = 0.5V			-50	μΑ
l _i	Input current at maximum input voltage	$V_{CC} = MAX, V_I = 5.5V$					1.0	mA
l _{IH}	HIGH-level input current	$V_{CC} = MAX, V_I = 2.7V$					50	μΑ
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_I = 0.5V$					-2	mA
los	Short-circuit output current ³	V _{CC} = MAX			-40		-100	mA
			Іссн	Outputs HIGH		7	13	mA
I _{CC}	Supply current (total)	V _{CC} = MAX	Iccl	Outputs LOW		9	16	mA
			Iccz	Outputs OFF		14	25	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORMS



Gate

74S134

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			74S $C_L = 15pF, R_L = 280\Omega$		UNIT
	PARAMETER	TEST CONDITIONS			
			Min	Max	
t _{PLH}	Propagation delay	Waveform 1		6.0	ns
t _{PHL}	Propagation delay	Waveform 1		7.5	ns
t _{PZH}	Enable to HIGH	Waveform 2, C _L = 50pF		19.5	ns
t _{PZL}	Enable to LOW	Waveform 3, C _L = 50pF		21	ns
t _{PHZ}	Disable from HIGH	Waveform 2, C _L = 5pF		8.5	ns
t _{PLZ}	Disable from LOW	Waveform 3, C _L = 5pF		14	ns

74\$135 Gate

Quad Exclusive OR/NOR Gate Product Specification

Logic Products

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74S135	9ns	65mA

FUNCTION TABLE

INPUTS			OUTPUT
Α	В	Y	
L	Ļ	L	L
L	Н	L	Н
Н	L	L	н
н	Н	. L	L
L	L	н	Н
L	Н	Н	L
Н	L	н	L
н	Н	Н	н

H = HIGH voltage level L = LOW voltage level

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74S135N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74S
All	Inputs	1Sul
All	All Outputs	


NOTE:

A 74S unit load (Sul) is understood to be 50 µA I_{IH} and -2.0 mA I_{IL}.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Gate 74\$135


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74\$	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

			74S		
	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			V
VIL	LOW-level input voltage			+ 0.8	V
l _{IK}	Input clamp current			-18	mA
Юн	HIGH-level output current			-1000	μΑ
loL	LOW-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT}

of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries

FAMILY	IN	INPUT PULSE REQUIREMENTS				
PAMILT	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}	
74	3.0V	1MHz	500ns	7ns	7ns	
74LS	3.0V	1MHz	500ns	15ns	6ns	
74S	3.0V	1MHz	500ns	2.5ns	2.5ns	

Signetics Logic Products Product Specification

Gate 74\$135


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			74S135			
	PARAMETER	TEST CONDITIONS ¹	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX	2.7	3.4		٧
VoL	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OL} = MAX			0.5	٧
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$			-1.2	٧
ł _i	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5V			1.0	mA
I _{IH}	HIGH-level input current	V _{CC} = MAX, V _I = 2.7V			50	μΑ
I _I L	LOW-level input current	V _{CC} = MAX, V _I = 0.5V			-2	mA
los	Short-circuit output current ³	V _{CC} = MAX	-40		-100	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX		65	99	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
- 3. los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure I_{CC} with the inputs grounded and the outputs open.

AC WAVEFORMS



AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74S C _L = 15pF, R _L = 280Ω Min Max		UNIT
	PARAMETER	TEST CONDITIONS			
t _{PLH} t _{PHL}	Propagation delay A or B to output	Waveform 2, C = LOW, B or A = LOW		13 15	ns
t _{PLH}	Propagation delay A or B to output	Waveform 1, C = LOW, B or A = HIGH		12 13.5	ns
t _{PLH} t _{PHL}	Propagation delay A or B to output	Waveform 1, C = HIGH, B or A = LOW		15 10	ns
t _{PLH} t _{PHL}	Propagation delay A or B to output	Waveform 2, C = HIGH, B or A = HIGH		12 11	ns
t _{PLH} t _{PHL}	Propagation delay C to output	Waveform 2, A = B		12 14.5	ns
t _{PLH}	Propagation delay C to output	Waveform 1, A ≠ B		11.5 12	ns

74LS136 Gate

Quad Two-Input Exclusive-OR Gate (Open Collector)

Product Specification

Logic Products

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS136	18ns	6.1mA

FUNCTION TABLE

INPUTS		OUTPUT
A	В	Υ
L	L	L
L	н	н
Н	L	н
Н	н	L

H = HIGH voltage level L = LOW voltage level

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS136N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
А, В	Inputs	2LSul
Υ	Output	10LSul


NOTE:

Where a 74LS unit load (LSuI) is $20\mu A~I_{IH}$ and-0.4mA $I_{IL}.$


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



December 4, 1985

5-227

74LS136

Gate


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	٧
In	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

			74LS			
	PARAMETER	Min	Min Nom		UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	V	
V _{IH}	HIGH-level input voltage	2.0			V	
V _{IL}	LOW-level input voltage			+0.8	V	
l _{IK}	Input clamp current			-18	mA	
V _{OH}	HIGH-level output voltage			5.5	٧	
loL	LOW-level output current			8	mA	
T _A	Operating free-air temperature	0		70	°C	

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Open Collector Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

 t_{TLH} , t_{THL} Values should be less than or equal to the table entries

FAMILY	IN	INPUT PULSE REQUIREMENTS				
FAMILT	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}	
74	3.0V	1MHz	500ns	7ns	7ns	
74LS	3.0V	1MHz	500ns	15ns	6ns	
74S	3.0V	1MHz	500ns	2.5ns	2.5ns	

Gate 74LS136


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

24244575					74LS136			
	PARAMETER	TEST	TEST CONDITIONS ¹			Max	UNIT	
Юн	HIGH-level output current	$V_{CC} = MIN, V_{IH} = V_{IL} = MAX, V_{OH} = V_{IL}$				100	μΑ	
V _{OL}	LOW-level output voltage	V _{CC} = MIN,	I _{OL} = MAX		0.35	0.5	٧	
		V _{IH} = MIN, V _{IL} = MAX	I _{OL} = 4mA (74LS)		0.25	0.4	٧	
VIK	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5	, V	
h	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 3$	7.0V			0.2	mA	
lн	HIGH-level input current	V _{CC} = MAX, V _i = 2	2.7V			40	μΑ	
.կլ_	LOW-level input current	$V_{CC} = MAX, V_I = 0$	D.4V			-0.8	mA	
Icc	Supply current ⁴ (total)	V _{CC} = MAX			6.1	10	mA	

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure I_{CC} with one input of each gate at 4.5V, the other inputs grounded, and all outputs open.

AC WAVEFORMS



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER			74		
		TEST CONDITIONS	$C_L = 15 pF, R_L = 2 k\Omega$		UNIT
			Min Max		
t _{PLH} t _{PHL}	Propagation delay A or B to output	Other input LOW Waveform 2		30 30	ns
t _{PLH} t _{PHL}	Propagation delay A or B to output	Other input HIGH Waveform 1		30 30	ns

Signetics

74LS138, S138 Decoders/Demultiplexers

1-Of-8 Decoder/Demultiplexer Product Specification

Logic Products

FEATURES

- Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- Direct replacement for Intel 3205 DESCRIPTION

The '138 decoder accepts three binary weighted inputs $(A_0,\ A_1,\ A_2)$ and when enabled, provides eight mutually exclusive, active LOW outputs $(\bar{0}-\bar{7})$. The device features three Enable Inputs: two active LOW $(\bar{E}_1,\ \bar{E}_2)$ and one active HIGH (E_3) . Every output will be HIGH unless \bar{E}_1 and \bar{E}_2 are LOW and E_3 is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four '138s and one inverter.

The device can be used as an eight output demultiplexer by using one of the active LOW Enable inputs as the Data input and the remaining Enable inputs as strobes. Enable inputs not used must be permanently tied to their appropriate active HIGH or active LOW state.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS138	20ns	6.3mA
74S138	7ns	49mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to $+70$ °C
Plastic DIP	N74S138N, N74LS138N
Plastic SO	N74LS138D, N74S138D

NOTE:

For information regarding devices processed to Military Specifications see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	748	74LS
All	Inputs	1Sul	1LSul
All	Outputs	10Sul	10LSul


NOTE:

Where a 74S unit load (Sul) is $50\mu A$ I $_{IH}$ and -2.0mA I $_{IL}$, and a 74LS unit load (LSul) is $20\mu A$ I $_{IH}$ and -0.4mA I $_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




December 4, 1985

Decoders/Demultiplexers

74LS138, S138

LOGIC DIAGRAM



FUNCTION TABLE

		INPL	JTS						OUT	PUTS			
Ĕ ₁	Ē ₂	E ₃	A ₀	A ₁	A ₂	ō	7	Ž	3	4	5	6	7
Н	X	X	X	×	X	Н	Н	Н	Н	Н	Н	Н	Н
X	, H	X	X	X	X	Н	- Н	н	: н	Н	H	н	Н
X	X	L	X	X	X	н	н	H	• н	н	н	н	н
L	L	H	L	L	L	L	н	H	Н	н	Н	н	н
L	L	Н 1	H	L	L	Н	L	н	H	Н	Н	н	н
L	L	H	L	н -	L	Н	Н	· L	н	н	H	H	Н
L .	L	н	' н	H	L	Н	Н	н	L	н	н	н	н
L	L	н	L	L	Н	Н	н	Н	Н	L	н	Н	Н
L	L	н	н	L	Н	Н	н -	н	н	. н	L	Н	н
L	L	н	L	H -	. н	н	н	H	. н	н	н	L	н
L	L	н	н	Н	Н	н	н	н	н	н	н	Н	L

H = HIGH voltage level

L = LOW voltage level

X = Don't care

Decoders/Demultiplexers

74LS138, S138

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
VIN	Input voltage	-0.5 to +7.0	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to	o 70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74LS					
			Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8	٧
lik	Input clamp current			-18			-18	mA
Юн	HIGH-level output current			-400			-1000	μΑ
loL	LOW-level output current			8			20	mA
T _A	Operating free-air temperature	0		70	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1		74LS138			74S138		
	PARAMETER	TEST	CONDITIONS ¹	Min Typ ² Max		Min	Typ ²	Max	UNIT	
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN, V_{II}$ $V_{IL} = MAX, I_{OH}$		2.7	3.4		2.7	3.4		٧
.,	10041	V _{CC} = MIN,	I _{OL} = MAX		0.35	0.5			0.5	٧
V _{OL}	LOW-level output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = 4mA (74LS)		0.25	0.4				٧
VIK	Input clamp voltage	V _{CC} = MIN, I ₁ =	$V_{CC} = MIN, I_1 = I_{1K}$			-1.5			-1.2	٧
	Input current at maximum	V 144V	V ₁ = 5.5V						1.0	mA
lı	input voltage	$V_{CC} = MAX$	V _I = 7.0V			0.1				mA
Iн	HIGH-level input current	V _{CC} = MAX, V	= 2.7V			20			50	μΑ
	LOW level insulations	V 144V	V _I = 0.4V			-0.4				mA
l _{IL}	LOW-level input current	V _{CC} = MAX	V _I = 0.5V						-2	mA
los	Short-circuit output current ³	V _{CC} = MAX		-20		-100	-40		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX			6.3	10		49	74	mA

NOTE


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} To measure I_{CC}, outputs must be enabled and open.

AC WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.


Waveform 2. Waveform For Non-Inverting Outputs


AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

Waveform 1. Waveform For Inverting Outputs

			74	4LS	748			
PARAMETER		TEST CONDITIONS	C _L = 15pF	$R_L = 2k\Omega$	$C_L = 15pF, R_L = 280\Omega$		UNIT	
			Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation delay Address to output	Waveform 2 2 logic levels		20 41		7 10.5	ns	
t _{PLH} t _{PHL}	Propagation delay Address to output	Waveform 1 3 logic levels		27 39		12 12	ns	
t _{PLH} t _{PHL}	Propagation delay Enable to output	Waveform 2 2 logic levels		18 32		8 11	ns	
t _{PLH} t _{PHL}	Propagation delay Enable to output	Waveform 1 3 logic levels		26 38		11 11	ns	

TEST CIRCUITS AND WAVEFORMS





 $V_{M} = 1.3V$ for 74LS; $V_{M} = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT}

of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mbox{\scriptsize TLH}},\ t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	IN	PUT PULSE	REQUIREME	NTS	
PAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	tTHL
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns

5

Signetics

74LS139, S139 Decoders/Demultiplexers

Dual 1-of-4 Decoder/Demultiplexer **Product Specification**

Logic Products

FEATURES

- Demultiplexing capability
- Two independent 1-of-4 decoders
- Multifunction capability
- Replaces 9321 and 93L21 for higher performance

DESCRIPTION

The '139 is a high-speed, dual 1-of-4 decoder/demultiplexer. This device has two independent decoders, each accepting two binary weighted inputs (A₀, A₁) and providing four mutually exclusive active LOW outputs $(\overline{0} - \overline{3})$. Each decoder has an active LOW Enable (E). When E is HIGH, every output is forced HIGH. The Enable can be used as the Data input for a 1-of-4 demultiplexer application.

TYPE	TYPICAL PROPAGATION DELAY (ENABLE AT 2 LOGIC LEVELS)	TYPICAL SUPPLY CURRENT (TOTAL)
74LS139	19ns	6.8mA
74S139	6ns	60mA

ORDERING CODE

Official Coll					
PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C				
Plastic DIP	N74S139N, N74LS139N				
Plastic SO	N74LS139D, N74S139D				

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74S	74LS
All	Inputs	1Sul	1LSul
All	Outputs	10Sul	10LSul


NOTE:

A 74S unit load (Sul) is $50\mu A~I_{IH}$ and $-2.0mA~I_{IL}$, and a 74LS unit load (LSul) is $20\mu A~I_{IH}$ and $-0.4mA~I_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (EEE/IEC)



Decoders/Demultiplexers

74LS139, S139

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS			OUTPUTS			
Ē	A ₀	A ₁	Ō	ī	2	3
Н	X	Х	Н	Н	Н	Н
L	L	L	L	Н	Н	Н
L	Н	L	Н	L	н	Н
L	L	н	Н	Н	L	н
L	н	н	н	н	н	L

H = HIGH voltage level

L = LOW voltage level

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	748	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER			74LS			748		
		Min	Nom	Nom Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8	٧
lıĸ	Input clamp current			-18			-18	mA
loh	HIGH-level output current			-400			-1000	μΑ
loL	LOW-level output current			8			20	mA
TA	Operating free-air temperature	0		70	0		70	°C

5

Signetics Logic Products Products Product Specification

Decoders/Demultiplexers

74LS139, S139


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			TEST CONDITIONS1		74LS139		74S139			
	PARAMETER	TEST			Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage		IH = MIN, VIL = MAX, IH = MAX	2.7	3.4		2.7	3.4		٧
	1000	V _{CC} = MIN,	I _{OL} = MAX		0.35	0.5			0.5	٧
V _{OL}	LOW-level output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = 4mA (74LS)		0.25	0.4				٧
VIK	Input clamp voltage	V _{CC} =	$V_{CC} = MIN, I_I = I_{IK}$			-1.5			-1.2	٧
	Input current at maximum	V MAY	V _I = 5.5V						1.0	mA
l _i	input voltage	V _{CC} = MAX	V ₁ = 7.0V			0.1				mA
I _{IH}	HIGH-level input current	V _{CC} = N	MAX, $V_1 = 2.7 \text{V}$			20			50	μΑ
	LOW Invaling the second	V 140V	V _I = 0.4V			-0.4				mA
Ι _{ΙL}	LOW-level input current	V _{CC} = MAX	V _I = 0.5V						-2	mA
los	Short-circuit output current ³	Vo	_{CC} = MAX	-15		-100	-40		-100	mA
Icc	Supply current ⁴ (total)	Vo	CC = MAX		6.8	11		60	90	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. To measure I_{CC} , outputs must be enabled and open.

AC WAVEFORMS




AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V


			74LS		7.		
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	$R_L = 2k\Omega$	C _L = 15pF,	$R_L = 280\Omega$	UNIT
			Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay Address to output	Waveform 2 2 logic levels		20 33		7.5 10	ns
t _{PLH} t _{PHL}	Propagation delay Address to output	Waveform 1 3 logic levels		29 38		12 12	ns
t _{PLH} t _{PHL}	Propagation delay Enable to output	Waveform 2 2 logic levels		24 32		8 10	ns

Decoders/Demultiplexers

74LS139, S139

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 \Re_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\; t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS					
PAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}	
74	3.0V	1MHz	500ns	7ns	7ns	
74LS	3.0℃	1MHz	500ns	15ns	6ns	
74S	3 OV	1MHz	500ns	2.5ns	2.5ns	

Signetics

74S140 Line Driver

Dual Four-Input NAND 50-Ohm Line Driver Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74S140	4ns	10mA (I _{CCH}) 25mA (I _{CCL})

FUNCTION TABLE

	INP	OUTPUT		
Α	В	С	D	Ÿ
X	X	Х	L	Н
X	Х	L	X	н
×	L	×	X	н
L	X	X	X	Н
Н	Н	Н	Н	L

H = HIGH voltage level

L = LOW voltage level

X = Don't care

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74S140N

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74S
A – D	Inputs	2Sul
Ÿ	Output	30Sul


NOTE:

Where a 74S unit load (Sul) is 50 µA IIH and -2.0mA IIL.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



5

Line Driver 74\$140


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	748	UNIT
V _{CC}	Supply voltage	7.0	٧
V _{IN}	Input voltage	-0.5 to +5.5	V
l _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETED	74\$				
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	V	
VIH	HIGH-level input voltage	2.0			V	
VIL	LOW-level input voltage			+0.8	V	
lıĸ	Input clamp current			-18	mA	
Юн	HIGH-level output current			-40	mA	
loL	LOW-level output current			60	mA	
T _A	Operating free-air temperature	0		70	°C	

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 $R_T = Termination$ resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mathsf{TLH}},\ t_{\mathsf{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

-	FAMILY	IN	INPUT PULSE REQUIREMENTS								
		Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}					
	74	3.0V	1MHz	500ns	7ns	7ns					
	74LS	3.0V	1MHz	500ns	15ns	6ns					
	74S	3.0V	1MHz	500ns	2.5ns	2.5ns					

Line Driver 74\$140


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER			TEST CONDITIONS ¹			74S140		
		TEST				Max	UNIT	
		V _{CC} = MIN, V _{IL} = N	MAX, I _{OH} = -3mA	2.7	3.4		٧	
V _{OH}	V _{OH} HIGH-level output voltage	V _{CC} = MIN, V _{IL} = 0	.5V, $R_0 = 50\Omega$ to ground	2.0			٧	
VoL	LOW-level output voltage	V _{CC} = MIN, V _{IH} = N	MIN, I _{OL} = MAX		- S	0.5	٧	
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{iK}$				-1.2	V	
l _j	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5V				1.0	mA	
I _{iH}	HIGH-level input current	$V_{CC} = MAX, V_1 = 2$.7V			100	μΑ	
I _{IL.}	LOW-level input current	$V_{CC} = MAX, V_i = 0$.5V		-	-4	mA	
los	Short-circuit output current ³	V _{CC} = MAX	-50		-225	mA		
	C	V 114V	I _{CCH} Outputs HIGH		10	18	mA	
lcc	Supply current (total)	V _{CC} = MAX	I _{CCL} Outputs LOW		25	44	mA	

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = 25°C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed 100 milliseconds.

AC WAVEFORM



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER			7			
	PARAMETER	TEST CONDITIONS $C_L = 50pF$ Min		, R _L = 93Ω Max	UNIT	
t _{PLH}	Propagation delay	Waveform 1		6.5 6.5	ns	

Signetics

74145 Decoder/Driver

BCD-To-Decimal Decoder/Driver (Open Collector)

Product Specification

Logic Products

FEATURES

- 80mA output drive capability
- 15V output breakdown voltage
- ▶ See '45 for 30V output voltage
- ▶ See '42 for standard TTL outputs

DESCRIPTION

The '145 is a 1-of-10 decoder with Open Collector outputs. This decoder accepts 3CD inputs on the A_0 to A_3 address lines and generates 10 mutually exclusive active LOW outputs. When an input code greater than "9" is applied, all autputs are HIGH. This device can herefore be used as a 1-of-8 decoder with A_3 used as an active LOW enable.

he '145 features an output breakdown oltage of 15V. This device is ideal as a amp or solenoid driver.

AND DESCRIPTIONS OF THE PERSONS OF T	TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
-	74145	24ns	43mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74145N
Plastic SO	N74145D

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
All	Inputs	1ul
All	Outputs	12.5ul


NOTE

Where a 74 unit load (uI) is understood to be $40\mu A~l_{IH}$ and $-1.6mA~l_{IL}$.


IN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



5

LOGIC DIAGRAM



FUNCTION TABLE

A ₃	A ₂	A ₁	A ₀	ō	1	2	3	4	5	6	7	8	9
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	Н	L	Н	Н	Н	Н	Н	H	Н	Н
L	L	Н	L.	Н	Н	L	Н	Н	H	Н	Н	Н	Н
L	L	Н	Н	н	Н	Н	L	Н	Н	Н	Н	Н	Н
L	н	L	L	Н	Н	Н	Н	L	Н	Н	Н	Н	Н
L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
L	Н	Н	н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н
н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
Н	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Η.	Н	Н
Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	Н	Н	L	н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н

H = HIGH voltage levels L = LOW voltage levels

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	٧
VIN	Input voltage	-0.5 to +5.5	V
lin	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +15	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER		Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	V
ViH	HIGH-level input voltage	2.0			٧
VIL	LOW-level input voltage			+0.8	٧
l _{IK}	Input clamp current			-12	mA
VoH	HIGH-level output voltage			15	٧
loL	LOW-level output current			80	mA
TA	Operating free-air temperature	0		70	°C

Decoder/Driver

74145


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

						74145				
PARAMETER		TEST	TEST CONDITIONS ¹			Max	UNIT			
I _{OH}	HIGH-level output current	$V_{CC} = MIN, V_{IH} = I$ $V_{OH} = MAX$	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$, $V_{OH} = MAX$			250	μΑ			
	LOW-level output voltage	V _{CC} = MIN,	I _{OL} = 80mA		0.5	0.9	٧			
V _{OL}		$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = 20mA			0.4	٧			
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				-1.5	٧			
1,	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5	i.5V			1.0	mA			
l _{ін}	HIGH-level input current	$V_{CC} = MAX, V_1 = 2$	2.4V			40	μΑ			
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_1 = 0$).4V			-1.6	mA			
Icc	Supply current ³ (total)	V _{CC} = MAX			43	70	mA			

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = 25°C.
- 3. Measure I_{CC} with all inputs grounded and outputs open.

AC WAVEFORM




AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V


PARAMETER		TEST CONDITIONS	7 C _L = 15pF,	UNIT	
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay Address to output	Waveform 1		50 50	ns

Decoder/Driver

74145

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Open Collector Output

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\mbox{R}_{\mbox{\scriptsize T}} = \mbox{Termination resistance should be equal to $Z_{\mbox{\scriptsize OUT}}$}$ of Pulse Generators.

 $t_{\mathsf{TLH}},\ t_{\mathsf{THL}}$ Values should be less than or equal to the table entries

Input Pulse Definition

544811 V	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ńs		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

10-Line-To-4-Line Priority Encoder Product Specification

Logic Products

FEATURES

- Encodes 10-line decimal to 4-line BCD
- Useful for 10-position switch encoding
- Used in code converters and generators

DESCRIPTION

The '147 9-input priority encoder accepts data from nine active-LOW inputs $(\hat{l}_1 - \hat{l}_9)$ and provides a binary representation on the four active-LOW outputs $(A_0 - A_3)$. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line \hat{l}_9 having the highest priority.

The device provides the 10-line-to-4-line priority encoding function by use of the implied decimal "zero." The "zero" is encoded when all nine data inputs are HIGH, forcing all four outputs HIGH.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)	
74147	10ns	46mA	

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$	
Plastic DIP	N74147N	

NOTE:

For information regarding devices processed to Military Specifications see the Signetics Military Products Data Manual


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	
All	Inputs	1ul	
All	Outputs	10ul	


NOTE

A 74 unit load (ul) is understood to be $40\mu A\ I_{IH}$ and $-1.6mA\ I_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



5

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS								OUT	PUTS			
Ī ₁	Ĩ ₂	Ī3	Ī4	Ī ₅	Ī ₆	Ĩ ₇	Ĩg	Ĭg	Ā ₃	Ā ₂	Ā ₁	Ā ₀
Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Χ	×	×	X	X	X	×	Х	L	L	Н	Н	L
Х	X	Х	Х	X	X	X	L	Н	L	Н	Н	Н
X	×	×	X	X	X	L	н	н	н	L	L	L
Х	×	X	X	X	L	Н	Н	н	Н	L	L	Н
Χ	X	Х	Х	L	Н	н	Н	Н	н	L	Н	L
X	Х	Х	L	н	н	Н	н	Н	Н	L	Н	Н
Χ	X	L	Н	Н	н	н	н	Н	н	Н	L	L
X	L	н	Н	Н	н	н	н	н	н	Н	L	Н
L	н	н	н	Н	н	н	Н	Н	н	Н	Н	L

H = HIGH voltage level L = LOW voltage level X = Don't care

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
T _A	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETED		74			
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	٧	
V _{IH}	HIGH-level input voltage	2.0			٧	
V _{IL}	LOW-level input voltage			+0.8	٧	
l _{iK}	Input clamp current			-12	mA	
Юн	HIGH-level output current			-800	μΑ	
loL	LOW-level output current			16	mA	
TA	Operating free-air temperature	0		70	°C	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER			TEST CONDITIONS1		74147		
		TEST C			Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN, V_{IH} = N$ $I_{OH} = MAX$	IIN, V _{IL} = MAX,	2.4	3.3		٧
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IH} = N I _{OL} = MAX	IIN, V _{IL} = MAX,		0.2	0.4	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				1.5	>
I _I	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 5.5V$				1.0	mA
lн	HIGH-level input current	$V_{CC} = MAX, V_I = 2.$	4V			40	μΑ
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_I = 0.$	4V			-1.6	mA
los	Short-circuit output current ³	V _{CC} = MAX		-35		-85	mA
	C	V - MAY	Condition 1		50	70	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX	Condition 2		42	62	mA


NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Condition 1: Measure I_{CC} with \bar{l}_7 grounded, other inputs and outputs open. Condition 2: Measure I_{CC} with all inputs and outputs open.

Signetics Logic Products

Encoder 74147


AC WAVEFORMS



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			7	'4	
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	UNIT	
			Min	Max	
t _{PLH}	Propagation delay	Waveform 1 Out-of-phase output		19 19	ns
t _{PLH}	Propagation delay	Waveform 2 In-phase output		14 11	ns

TEST CIRCUITS AND WAVEFORMS



entries.

Signetics

74148 Encoder

8-Input Priority Encoder Product Specification

Logic Products

FEATURES

- Code conversions
- Multi-channel D/A converter
- Decimal-to-BCD converter
- Cascading for priority encoding of "N" bits
- Input Enable capability
- Priority encoding automatic selection of highest priority input line
- Output Enable active LOW when all inputs HIGH
- Group Signal output active when any input is LOW

DESCRIPTION

The '148 8-input priority encoder accepts data from eight active-LOW inputs and provides a binary representation on the three active-LOW outputs. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line \bar{l}_7 having the highest priority.

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74148	10ns	38mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74148N
Plastic SO	

NOTES:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74		
Ī ₀	Input	1ul		
Ī ₁ – Ī ₇	Inputs	2ul		
EI	Input	2ul		
All	Outputs	10ul		


NOTE

A 74 unit load (ul) is understood to be $40\mu\text{A}$ I_{IH} and -1.6mA I_{IL}


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Signetics Logic Products Product Specification


Encoder 74148

A HIGH on the Enable Input (EI) will force all outputs to the inactive (HIGH) state and allow new data to settle without producing erroneous information at the outputs.

A Group Signal (\overline{GS}) output and an Enable Output (\overline{EO}) are provided with the three data outputs. The \overline{GS} is active-LOW when any input is LOW; this indicates when any input is active. The \overline{EO} is active-LOW when all inputs

are HIGH. Using the Enable Output along with the Enable Input allows priority encoding of N input signals. Both $\overline{\text{EO}}$ and $\overline{\text{GS}}$ are active-HIGH when the Enable input is HIGH.

LOGIC DIAGRAM



FUNCTION TABLE

				INPUTS					OUTPUTS					
ΕĪ	Īo	Ī ₁	Ī ₂	Ĩ ₃	Ĩ ₄	Ī ₅	Ī ₆	Ī ₇	GS	Ā ₀	Ā ₁	Ā ₂	ĒΟ	
Н	Х	X	Х	X	Х	Х	Х	Х	Н	Н	Н	Н	Н	
L	н	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	н	L	
L	Х	X	X	Х	X	X	Х	L	L	L	L	L	н	
L	Х	Х	X	Х	Х	X	L	Н	L	Н	L	L	н	
L	Х	Х	Х	Х	X	L	Н	Н	L	L	Н	L	Н	
L	Х	X	X	Х	L	Н	н	Н	L	Н	Н	L	Н	
L	Х	Х	Х	L	Н	Н	н	н	L	L	L	Н	Н	
L	Х	X	L	Н	н	Н	н	Н	L	Н	L	Н	Н	
L	Х	L	н	Н	Н	Н	н	Н	L	L	н	н	н	
L	L	Н	н	Н	н	Н	н	Н	L	н	н	н	н	

H = HIGH voltage level

L = LOW voltage level

X = Don't care

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER				
	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			٧
V _{IL}	LOW-level input voltage			+0.8	٧
1 _{IK}	Input clamp current			-12	mA
Іон	HIGH-level output current			-800	μΑ
loL	LOW-level output current			16	mA
T _A	Operating free-air temperature	0		70	°C


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1				
	PARAMETER	TEST CO	Min	Typ ²	Max	UNIT	
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IOH} = MAX$	IL = MAX,	2.4	3.3	 	٧
V _{OL}	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IOL} = MAX$	IL = MAX,		0.2	0.4	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5	٧
l _i	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 5.5V$				1.0	mA
		V - 114 V V - 0 4 V	Ĩ _O input			40	μΑ
l _{IH}	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.4V$	Other inputs			80	μΑ
	1014/1	V 144V V 04V	Ī _O input			-1.6	mA
IIL	LOW-level input current	$V_{CC} = MAX, V_1 = 0.4V$	Other inputs			-3.2	mA
los	Short-circuit output current ³	V _{CC} = MAX		-35		-85	mA
,	C	V MAY	Condition 1		40	60	mA
Icc	Supply current4 (total)	V _{CC} = MAX	Condition 2		35	55	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX+0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Condition 1: Measure ICC with I7 (from I6) and EI grounded, other inputs and outputs open. Condition 2: Measure ICC with all inputs and outputs open.

AC WAVEFORMS




74148


Encoder

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER			7		
		TEST CONDITIONS	C _L = 15pF,	UNIT	
			Min	Max]
t _{PLH} i _{PHL}	Propagation_delay I _n input to A _n outputs	Waveform 2, in-phase output	-	15 14	ns
t _{PLH} t _{PHL}	Propagation_delay In input to An outputs	Waveform 1, out-of-phase output		19 19	ns
t _{PLH} t _{PHL}	Propagation delay In input to EO output	Waveform 1, out-of-phase output		10 25	ns
t _{PLH} t _{PHL}	Propagation delay In input to GS output	Waveform 2, in-phase output		30 25	ns
t _{PLH} t _{PHL}	Propagation delay El input to Ā _n outputs	Waveform 2, in-phase output		15 15	ns
t _{PLH} t _{PHL}	Propagation delay El input to EO output	Waveform 2, in-phase output		15 30	ns
t _{PLH} t _{PHL}	Propagation delay El input to GS output	Waveform 2, in-phase output		12 15	ns

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families. Input Pulse Definition

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS												
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}								
74	3.0V	1MHz	500ns	7ns	7ns								
74LS	3.0V	1MHz	500ns	15ns	6ns								
74S	3.0V	1MHz	500ns	2.5ns	2.5ns								

Signetics

74150 Multiplexer

16-Input Multiplexer Product Specification

Logic Products

FEATURES

- Select data from 16 sources
- Demultiplexing capability
- Active-LOW enable or strobe
- Inverting data output

DESCRIPTION

The '150 is a logical implementation of a single-pole, 16-position switch with the switch position controlled by the state of four Select inputs. S_0 , S_1 , S_2 , S_3 . The Multiplexer output (\overline{Y}) inverts the selected data. The Enable input (\overline{E}) is active-LOW. When \overline{E} is HIGH the \overline{Y} output is HIGH regardless of all other inputs. In one package the '150 provides the ability to select from 16 sources of data or control information.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74150	17ns	40mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to $+70$ °C
Plastic DIP	N74150N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
All	Inputs	1ul
Ÿ	Output	10ul


NOTE:

A 74 unit load (ul) is understood to be $40\mu\text{A}$ l_{IH} and -1.6mA l_{II}.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



74150

LOGIC DIAGRAM



FUNCTION TABLE

									INF	UTS											OUTPUT
S ₃	S	S ₁	So	Ē	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	D ₉	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅	¥
Х	Х	Х	X	Н	X	Х	X	Χ	X	Х	X	X	X	Х	X	X	X	X	X	X	Н
L	L	L	L	L	L	X	Χ	Х	Χ	Χ	Χ	Χ	X	Χ	X	Χ	Χ	Χ	Χ	X	н
L	L	L	L	L	H	X	Χ	X	X	Χ	Χ	X	Χ	Х	X	X	Χ	X	Χ	X	L
L	L	L	Н	L	X	L	X	X	Х	Х	X	΄ Χ	X	Χ	X	X	X	X	X	X	Н
L	L	L	Н	L	X	Н	X	Х	Х	Х	X	Χ	X	Χ	X	X	X	X	X	X	L
L	L	Н	L	L	X	X	L	X	X	X	X	Х	X	Χ	X	X	X	X	X	X	Н
L	L	Н	L	L	X	X	Н	Х	X	Χ	X	Х	X	Χ	X	Х	X	X	X	Х	L
1_	L	Н	н	L	X	X	X	L	X	Χ	X	Χ	X	Χ	Х	Х	X	X	X	Х	Н
L	L	Н	Н	L	X	X	X	Н	Х	Χ	X	Χ	X	Χ	X	X	X	X	X	X	L
L	Н	L	L	L	X	X	X	X	L	Х	X	Χ	Х	Χ	X	Х	X	Х	X	X	Н
L	Н	L	L	L	X	X	Х	Х	Н	Χ	X	Χ	X	Χ	X	X	X	X	X	Х	L
L	Н	L	Н	L	X	Χ	Х	Х	Χ	L	Х	X	Χ	Χ	X	X	X	X	X	X	H
L	Н	L	Н	L	X	Х	X	X	X	Н	X	Χ	X	Χ	X	X	X	X	X	X	L
L	Н	Н	L	L	X	Х	Х	Х	X	Х	L	X	X	X	X	X	Х	Х	X	X	Н
L	Н	Н	L	L	X	X	Х	Х	Х	X	Н	Х	X	X	X	Х	X	X	X	X	L
L	Н	Н	H	L	X	X	Х	X	Х	Х	X	L	Х	Χ	Х	Х	X	Х	X	X	Н
L	Н	н	Н	L	X	X	Х	Х	X	Х	Х	Н	X	X	Х	X	X	Х	X	X	L
Н	L	L	L	L	X	X	X	Х	X	Х	X	Χ	L	Χ	X	X	X	X	X	X	Н
Н	L	L	L	L	X	X	X	X	X	Х	Х	Х	Н	Х	X	X	X	Х	Х	Х	L
Н	L	L	Н	L	X	Х	Х	Х	X	Х	X	Х	X	L	X	X	×	X	X	X	н
Н	L	L	н	L	X	Х	X	Х	X	Х	X	Χ	X	Н	X	X	X	X	X	Х	L
Н	L	Н	L	L	X	X	X	Х	Х	X	Х	Х	X	X	L	X	X	X	X	X	H
Н	L	н	L	L	X	X	X	Х	X	X	×	Х	X	Χ	Н	X	X	X	X	X	L
Н	L	Н	Н	L	X	×	×	X	Х	X	X	Χ	X	Χ	X	L	X	X	X	Х	н
Н	L	Н	Н	L	X	X	X	X	Х	Χ	Χ	Х	X	X	Х	Н	X	X	X	X	L
Н	Н	L	L	L	X	X	X	Х	Х	Χ	Χ	X	Х	Χ	X	Χ	L	Χ	Χ	X	Н
Н	Н	L	L	L	X	X	Χ	Χ	Χ	Х	Χ	Χ	X	Χ	X	X	Н	Χ	Χ	X	L
Н	н	L	Н	L	X	×	Х	X	Х	Χ	Χ	Х	Х	Х	X	Χ	Χ	L	X	X	н
Н	Н	L	Н	L	X	X	Х	Χ	Х	X	Χ	Х	Χ	Χ	X	Χ	Χ	Н	Χ	X	L
Н	Н	Н	L	L	X	X	X	Х	Х	Х	Х	X	Х	Х	X	Χ	Χ	Χ	L	Х	Н
H	Н	Н	L	L	X	X	Х	Χ	Χ	Х	Χ	Х	Χ	X.	X	Χ	Χ	Χ	Н	X	L
Н	H	Н	Н	L	X	X	X	Х	Х	Х	Χ	Х	Х	Х	X	Χ	Χ	Χ	Χ	L	н
Н	Н	Н	Н	Ĺ	X	Х	Х	Х	Х	Х	Х	Χ	Х	Х	Х	Χ	Х	Х	Χ	Н	L

H = HIGH voltage level
L = LOW voltage level
X = Don't care

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
1 _{IN}	Input current	-30 to +5	· mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

			74						
	PARAMETER	Min	Nom	Max	UNIT				
V _{CC}	Supply voltage	4.75	- 5.0	5.25	٧				
V _{IH}	HIGH-level input voltage	2.0			V				
V _{IL}	LOW-level input voltage	·		+0.8	V				
I _{IK}	Input clamp current			-12	mA				
Юн	HIGH-level output current			-800	μΑ				
loL	LOW-level output current			16	mA				
T _A	Operating free-air temperature	0		70	°C				

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)


		1		74150				
	PARAMETER	TEST CONDITIONS ¹	Min	Typ ²	Max	UNIT		
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX	2.4	3.4		٧		
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OL} = MAX		0.2	0.4	٧		
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$			-1.5	V		
I _I	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5V			1.0	mA		
lн	HIGH-level input current	$V_{CC} = MAX, V_I = 2.4V$			40	μΑ		
IIL	LOW-level input current	$V_{CC} = MAX, V_I = 0.4V$			-1.6	mA		
los	Short-circuit output current ³	V _{CC} = MAX	-18		-55	mA		
lcc	Supply current ⁴ (total)	V _{CC} = MAX		40	68	mA		

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX+0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure I_{CC} with \overline{E} , $S_0 S_3$ inputs at 4.5V, all other inputs and outputs open.

74150


AC WAVEFORMS



AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

				74	
PARAMETER		TEST CONDITIONS	C _L = 15pf	UNIT	
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay Select to \overline{Y} output	Waveform 1		35 33	ns
t _{PLH} t _{PHL}	Propagation delay Enable to Y output	Waveform 2		24 30	ns
t _{PLH} t _{PHL}	Propagation delay Data to \widetilde{Y} output	Waveform 1		14 20	ns

TEST CIRCUITS AND WAVEFORMS



DEFINITIONS

 $\rm R_L$ = Load resistor to V_{CC}; see AC CHARACTERISTICS for value. $\rm C_L$ = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS										
FAMILT	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}						
74	3.0V	1MHz	500ns	7ns	7ns						
74LS	3.0V	1MHz	500ns	15ns	6ns						
74S	3.0V	1MHz	500ns	2.5ns	2.5ns						

Signetics

74151, LS151, S151 Multiplexers

8-Input Multiplexer Product Specification

Logic Products

FEATURES

- Multifunction capability
- Complementary outputs
- See '251 for 3-state version

DESCRIPTION

The '151 is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . True (Y) and Complement (\overline{Y}) outputs are both provided. The Enable input (\overline{E}) is active LOW. When \overline{E} is HIGH, the \overline{Y} output is HIGH and the Y output is LOW, regardless of all other inputs. The logic function provided at the output is:

$$Y = \overline{E} \bullet (|_0 \bullet \overline{S}_0 \bullet \overline{S}_1 \bullet \overline{S}_2 + |_1 \bullet S_0 \bullet \overline{S}_1 \bullet \overline{S}_2 + |_2 \bullet \overline{S}_0 \bullet S_1 \bullet \overline{S}_2 + |_3 \bullet S_0 \bullet S_1 \bullet \overline{S}_2 + |_4 \bullet \overline{S}_0 \bullet \overline{S}_1 \bullet S_2 + |_5 \bullet S_0 \bullet \overline{S}_1 \bullet S_2 + |_6 \bullet \overline{S}_0 \bullet S_1 \bullet S_2 + |_7 \bullet S_0 \bullet S_1 \bullet S_2$$

In one package the '151 provides the ability to select from eight sources of data or control information. The device can provide any logic function of four variables and its negation with correct manipulation.

TYPE	TYPICAL PROPAGATION DELAY (ENABLE TO \overline{Y})	TYPICAL SUPPLY CURRENT (TOTAL)
74151	18ns	29mA
74LS151	12ns	6mA
74\$151	9ns	45mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74151N, N74LS151N, N74S151N
Plastic SO	N74LS151D, N74S151D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	745	74LS
All	Inputs	1ul	1Sul	1LSul
All	Outputs	10ul	10Sul	10LSul


NOTE:

Where a 74 unit load (uI) is understood to be $40\mu A I_{IH}$ and $-1.6mA I_{IL}$, a 74S unit load (SuI) is $50\mu A I_{IH}$ and $-2.0mA I_{IL}$, and 74LS unit load (LSuI) is $20\mu A I_{IH}$ and $-0.4mA I_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



74151, LS151, S151

LOGIC DIAGRAM



FUNCTION TABLE

					INP	UTS						OUT	PUTS
Ē	S ₂	S ₁	S ₀	l _o	l ₁	l ₂	l ₃	l ₄	15	16	17	Ÿ	Y
Н	Х	X	Х	Х	X	Х	X	Х	X	X	X	Н	L
L	L	L	L	L	X	X	Х	X	X	X	X	Н	L
L	L	L	L	Н	X	X	Х	X	X	X	X	L	Н
L	L	L	Н	X	L	Х	X	X	X	Χ	X	н	L
L	L	L	Н	X	Н	X	X	X	X	X	X	L	Н
L	L	Н	L	X	X	L	X	X	X	Χ	X	н	L
L	L	Н	L	X	X	н	X	X	Χ	X	X	L	Н
L	L	Н	Н	Х	X	Χ	L	Х	Χ	X	X	Н	L
·L	L	Н	Н	X	X	Х	Н	Х	Χ	X	Х	L	Н
L	Н	L	L	X	Х	Х	X	L	X	Χ	X	Н	L
L	н	L	L	Х	Х	Χ	Χ	Н	Χ	X	Х	L	Н
L.	H	L	H	X	Х	X	X	X	L	Χ	Х	Н	L
L	Н	L	н	X	Х	X	X	X	Н	X	X	L	Н
L	Н	Н	L	X	Х	X	X	X	X	L	X	н	L
L	Н	Н	L	Х	Х	X	X	Х	Х	н	Х	L	Н
L	н	н	н	X	×	X	X	X	X	Х	L	н	L
L	Н	Н	Н	X	X	Х	Х	Χ	X	X	Н	L	Н

H = HIGH voltage level

L = LOW voltage level

X = Don't care

74151, LS151, S151


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	74LS	74S	UNIT
v_{cc}	Supply voltage	7.0	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to $+7.0$	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74			74LS				LIAUT	
	PAHAMETER	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			2.0			٧
VIL	LOW-level input voltage			+ 0.8			+ 0.8			+ 0.8	٧
l _{IK}	Input clamp current			-12			-18			-18	mA
Іон	HIGH-level output current			-800			-400			-1000	μΑ
loL	LOW-level output current			16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.

- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.
- D = Diodes are 1N916, 1N3064, or equivalent.
- $t_{\mathsf{TLH}},\,t_{\mathsf{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FA 8411 1/	IN	INPUT PULSE REQUIREMENTS										
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}							
74	3.0V	1MHz	500ns	7ns	7ns							
74LS	3.0V	1MHz	500ns	15ns	6ns							
74S	3.0V	1MHz	500ns	2.5ns	2.5ns							

74151, LS151, S151


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

_			1		74151		74LS151			748151			
Р	ARAMETER	TEST CO	NDITIONS ¹	Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$, $I_{OH} = MAX$		2.4	3.4		2.7	3.4		2.7	3.4		٧
.,	LOW-level output voltage	$V_{CC} = MIN,$ $V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = MAX		0.2	0.4		0.35	0.5			0.5	٧
VOL			I _{OL} = 4mA (74LS)					0.25	0.4				٧
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				-1.5			-1.5			-1.2	٧
	Input current at maximum input voltage	V _{CC} = MAX	V _I = 5.5V			1.0						1.0	mA
l _l			V _I = 7.0V						0.1				mA
1	HIGH-level	\/ - MAY	V _I = 2.4V			40							μΑ
I _{IH}	input current	$V_{CC} = MAX$	V _i = 2.7V						20			50	μΑ
	LOW-level	V - MAY	V _I = 0.4V			-1.6			-0.4				mA
I _{IL}	input current	$V_{CC} = MAX$	V _I = 0.5V					-				-2.0	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-55	-20		-100	-40		-100	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX			29	48		6	10		45	70	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure I_{CC} on the 74151 with \overline{E} and S₀ S₂ at 4.5V, all other inputs and outputs open. Measure I_{CC} on the 74LS151 and 74S151 with all inputs at 4.5V and outputs open.

AC WAVEFORMS



74151, LS151, S151

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			74 $C_L = 15pF, R_L = 400\Omega$		74	LS	74		
	PARAMETER	TEST CONDITIONS			C_L = 15pF, R_L = 2k Ω		C _L = 15pF,	UNIT	
			Min	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay Select to Y output	Waveform 2		52 30		43 30		18 18	ns
t _{PLH} t _{PHL}	Propagation delay Select to \overline{Y} output	Waveform 1		35 33		23 32		15 13.5	ns
t _{PLH} t _{PHL}	Propagation delay Enable to Y output	Waveform 1		52 30		42 32		16.5 18	ns
t _{PLH} t _{PHL}	Propagation delay Enable to \overline{Y} output	Waveform 2		24 30		24 30		13 12	ns
t _{PLH} t _{PHL}	Propagation delay Data to Y output	Waveform 2		29 24		32 26		12 12	ns
t _{PLH} t _{PHL}	Propagation delay Data to \overline{Y} output	Waveform 1		20 14		21 20		7.0 7.0	ns

74153, LS153, S153 Multiplexers

Dual 4-Line To 1-Line Multiplexer Product Specification

Logic Products

FEATURES

- Non-inverting outputs
- Separate enable for each section
- Common select inputs
- See '253 for 3-state version

DESCRIPTION

The '153 is a dual 4-input multiplexer that can select 2 bits of data from up to eight (8) sources under control of the common Select inputs (S_0 , S_1). The two 4-input multiplexer circuits have individual active LOW Enables (E_a , E_b) which can be used to strobe the outputs independently. Outputs (Y_a , Y_b) are forced LOW when the corresponding Enables (E_a , E_b) are HIGH.

$$\begin{split} \mathsf{Y}_{\mathsf{a}} &= \overline{\mathsf{E}}_{\mathsf{a}} \bullet (\mathsf{I}_{0\mathsf{a}} \bullet \overline{\mathsf{S}}_{1} \bullet \overline{\mathsf{S}}_{0} + \mathsf{I}_{1\mathsf{a}} \bullet \overline{\mathsf{S}}_{1} \bullet \mathsf{S}_{0} + \mathsf{I}_{2\mathsf{a}} \\ &\bullet \mathsf{S}_{1} \bullet \overline{\mathsf{S}}_{0} + \mathsf{I}_{3\mathsf{a}} \bullet \mathsf{S}_{1} \bullet \mathsf{S}_{2}) \end{split}$$

$$Y_{b} = \overline{E}_{b} \bullet (I_{0b} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1b} \bullet \overline{S}_{1} \bullet S_{0} + I_{2b}$$
$$\bullet S_{1} \bullet \overline{S}_{0} + I_{3b} \bullet S_{1} \bullet S_{2})$$

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)				
74153	18ns	36mA				
74LS153	18ns	6.2mA				
74S153	9ns	45mA				

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74153N, N74LS153N, N74S153N
Plastic SO	N74LS153D_N74S153D

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	PINS DESCRIPTION		745	74LS		
All	Inputs	1ul	1Sul	1LSul		
All	Outputs	10ul	10Sul	10LSul		


NOTE:

Where a 74 unit load (ul) is understood to be $40\mu A~l_{lH}$ and $-1.6mA~l_{lL}$, a 74S unit load (Sul) is $50\mu A~l_{lH}$ and $-2.0mA~l_{lL}$, and 74LS unit load (LSul) is $20\mu A~l_{lH}$ and $-0.4mA~l_{lL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




5

74153, LS153, S153

The '153 can be used to move data to a common output bus from a group of registers. The state of the Select inputs would determine the particular register from which the data came. An alternative application is as a function generator. The device can generate two functions or three variables. This is useful for implementing highly irregular random logic.

LOGIC DIAGRAM



FUNCTION TABLE

SELECT		INPU	OUTPUT				
S ₀ S ₁		Ē	I ₀	I ₁	l ₂	l ₃	Y
Х	Х	Н	Х	Х	X	Х	L
L	L	L	L	X	X	X	. L
L	L	L	Н	X	X	X	н
н	L	L	X	L	X	Х	L
н	L	L	X	Н	X	X	Н
L	Н	L	X	X	L	X	L
L	Н	L	X	X	Н	X	Н
Н	Н	L	X	X	X	L	L
. н	Н	L	X	×	×	Н	Н

H = HIGH voltage level

L = LOW voltage level

X = Don't care

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	٧
VIN	Input voltage	-0.5 to +5.5	-0.5 to $+7.0$	-0.5 to +5.5	V
lin	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER			74		74LS			748			
		Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			2.0			V
V _{IL}	LOW-level input voltage			+ 0.8			+0.8			+0.8	٧
lıĸ	Input clamp current			-12			-18			-18	mA
Юн	HIGH-level output current			-800			-400			-1000	μΑ
loL	LOW-level output current			16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

Multiplexers

74153, LS153, S153

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEAT 001	IDITIONO ¹		74153			74LS153	3		74S153		
	PARAMETER	TEST CONDITIONS ¹		Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH} HIGH-level output voltage		$V_{CC} = MIN,$ $V_{IL} = MAX,$		2.4	3.4		2.7	3.4		2.7	3.4		٧
	LOW-level	V _{CC} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5			0.5	٧
V _{OL}	output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = 4mA (74LS)					0.25	0.4				٧
V _{IK}	Input clamp voltage	V _{CC} = MI	$N, I_I = I_{IK}$			-1.5			-1.5			-1.2	٧
	Input current	V _{CC} = MAX	V ₁ = 5.5V			1.0						1.0	mA
I ₁	at maximum input voltage		V _I = 7.0V						0.1				mA
	HIGH-level		V ₁ = 2.4V			40				-			μΑ
Iн	input current	V _{CC} = MAX	V _I = 2.7V						20			50	μΑ
1	LOW-level	V - MAY	V _I = 0.4V			-1.6			-0.4				mA
IIL	input current	V _{CC} = MAX	V _I = 0.5V									-2.0	mA
los	Short-circuit output current ³	V _{CC} =	- MAX	-18		-57	-20		-100	-40		-100	, mA
lcc	Supply current ⁴ (total)	V _{CC} =	- MAX		36	60		6.2	10		45	70	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = 25°C.
- 3. los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure I_{CC} with all inputs grounded and all outputs open.


AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			7	'4	74	4LS	7.	45	
	PARAMETER	TEST CONDITIONS	C _L = 30pF,	$R_L = 400\Omega$	C _L = 15pF	$R_L = 2k\Omega$	C _L = 15pF,	$R_L = 280\Omega$	UNIT
			Min	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay Select to output	Waveform 2		34 34		29 38		18 18	ns
t _{PLH}	Propagation delay Enable to output	Waveform 1	-	30 23		24 32		15 13.5	ns
t _{PLH}	Propagation delay Data to output	Waveform 2		18 23		15 26		9.0 9.0	ns


Multiplexers

74153, LS153, S153

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



Test Circuit For 74 Totem-Pole Outputs

rest circuit for 74 fotenis one output

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

PARKI V	INPUT PULSE REQUIREMENTS										
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}						
74	3.0V	1MHz	500ns	7ns	7ns						
74LS	_ 3.0V	1MHz	500ns	15ns	6ns						
74S	3.0V	1MHz	500ns	2.5ns	2.5ns						

Signetics

74154, LS154 Decoder/Demultiplexers

1-of-16 Decoder/Demultiplexer Product Specification

Logic Products

FEATURES

- 16-line demultiplexing capability
- Mutually exclusive outputs
- 2-input enable gate for strobing or expansion

DESC	RIP	TION

The '154 decoder accepts four active HIGH binary address inputs and provides 16 mutually exclusive active LOW outputs. The 2-input enable gate can be used to strobe the decoder to eliminate the normal decoding ''glitches' on the outputs, or it can be used for expansion of the decoder. The enable gate has two AND'ed inputs which must be LOW to enable the outputs.

The '154 can be used as a 1-of-16 demultiplexer by using one of the enable inputs as the multiplexed data input. When the other enable is LOW, the addressed output will follow the state of the applied data.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74154	21ns	34mA
74LS154	15ns	9mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74154N, N74LS154N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
All	Inputs	1ul	1LSul
All	Outputs	10ul	10LSul


NOTE:

Where a 74 unit load (ul) is understood to be $40\mu A I_{IH}$ and $-1.6mA I_{IL}$, and a 74LS unit load (LSuI) is $20\mu A I_{IH}$ and $-0.4mA I_{II}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



December 4, 1985 5-267 853-0526 81502

74154, LS154

LOGIC DIAGRAM



FUNCTION TABLE

	1	NPU	TS					-				(TUC	PU1	7						
Eo	E ₁	A ₃	A ₂	A ₁	A ₀	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
L	Н	Х	Χ	Х	X	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	Х	X	Χ	X	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	н	Х	Х	Х	Χ	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	H
L	L	L	L	H	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	н
L	L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	L	L	Н	Н	Н	H	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	H	Н	Н	Н	Н
L	L	Н	L	L	Н	Н	Н	Н	H	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н	Н
L	L	Н	L	Н	L.	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	Н
L	L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
L	L	Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
L	L	Н	Н	L	Н	н	Н	Н	Н	Н	Н	Н	Н	Н	Н	H	Н	Н	L	Н	Н
L	L	Н	Н	Н	L	Н	Н	Н	Н	Н	Н	H	Н	Н	Н	Н	Н	Н	Н	L	Н
L	L	Н	Н	H	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

H = HIGH voltage level

L = LOW voltage level

X = Don't care

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	٧
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
lin	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to	o 70	°C

74154, LS154

RECOMMENDED OPERATING CONDITIONS

	DADANITED		74			UNIT		
	PARAMETER	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8	٧
l _{IK}	Input clamp current			-12			-18	mA
Юн	HIGH-level output current			-800			-400	μΑ
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	0.0.115750				74154					
	PARAMETER	IEST C	ONDITIONS ¹	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} I _{OH} = MAX	= MIN, V _{IL} = MAX,	2.4	3.4		2.7	3.4		٧
· · · · · · · · · · · · · · · · · · ·	1 OVA/ Investor and a valle of	V _{CC} = MIN, V _{IH} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5	٧
V _{OL}	LOW-level output voltage	V _{IL} = MAX	I _{OL} = 4mA (74LS)					0.25	0.4	٧
VIK	Input clamp voltage	V _{CC} = MIN, I _I =	lik			-1.5			-1.5	٧
	Input current at maximum	V 144V	V _I = 5.5V			1.0				mA
ļ ₁	input voltage	V _{CC} = MAX	V ₁ = 7.0V						0.1	mA
	1110111		V ₁ = 2.4V			40				μΑ
ІН	HIGH-level input current	V _{CC} = MAX	V _I = 2.7V						20	μΑ
IIL	LOW-level input current	V _{CC} = MAX, V ₁	= 0.4V			-1.6			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-57	-15		-100	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX			34	56		9	14	mA

NOTES

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			7	4	74	LS	
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF,	$R_L = 2k\Omega$	UNIT
			Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay Address to output	Waveform 1		36 33	,	36 33	ns
t _{PLH} t _{PHL}	Propagation delay Enable to output	Waveform 2	-	30 27		30 27	ns

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = 25°C.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Measure I_{CC} with all inputs grounded and all outputs open.


74154, LS154

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS

D = Diodes are 1N916, 1N3064, or equivalent. t_{TLH} , t_{THL} Values should be less than or equal to the table



Signetics

74155, LS155 Decoders/Demultiplexers

Dual 2-Line To 4-Line Decoder/Demultiplexer Product Specification

Logic Products

FEATURES

- Common Address Inputs
- True or complement data demultiplexing
- Dual 1-of-4 or 1-of-8 decoding
- Function generator applications

DESCRIPTION

The '155 is a Dual 1-of-4 Decoder/ Demultiplexer with common Address inputs and separate gated Enable inputs. Each decoder section, when enabled, will accept the binary weighted Address input (A₀, A₁) and provide four mutually exclusive active-LOW outputs $(\overline{0}-\overline{3})$. When the enable requirements of each decoder are not met, all outputs of that decoder are HIGH.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74155	18ns	25mA
74LS155	17ns	6.1mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ± 5%; T _A = 0°C to +70°C
Plastic DIP	N74155N, N74LS155N
Plastic SO	N74LS155D

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
All	Inputs	1ul	1LSul
All	Outputs	10ul	10LSul


NOTE:

Where a 74 unit load (ul) is understood to be 40μ A l_{IH} and -1.6mA l_{IL} , and a 74LS unit load (LSuI) is 20μ A l_{IH} and -0.4mA l_{IL} .


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



December 4, 1985 5-271 853-0527 81502

74155, LS155

LOGIC DIAGRAM



Both decoder sections have a 2-input enable gate. For decoder "a" the enable gate requires one active-HIGH input and one active-LOW input ($E_a \cdot \bar{E}_a$). Decoder "a" can accept either true or complemented data in demultiplexing applications, by using the \bar{E}_a or E_a inputs respectively. The decoder "b" enable gate requires two active-LOW inputs ($\bar{E}_b \cdot \bar{E}_b$). The device can be used as a 1-of-8 decoder/ demultiplexer by tying E_a to \bar{E}_b and relabeling the common connection address as (A₂); forming the common enable by connecting the remaining \bar{E}_b and \bar{E}_a .

FUNCTION TABLE

ADDF	RESS	ENA	BLE a''		OUT	PUT a''			BLE o''		TUO I''		
A ₀	A ₁	Ea	Ēa	ō	ī	2	3	Ēb	Ēb	ō	ī	2	3
X	Х	L	Х	Н	Н	Н	Н	Н	X	Н	Н	Н	Н
Χ	X	X	Н	Н	Н	Н	н	Х	Н	Н	Н	Н	н
L	L	Н	L	L	Н	Н	н	L	L	L	Н	Н	H
Н	L	Н	L	Н	L	Н	Н	L	L	Н	L	Н	Н
L	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	Н
Н	Н	Н	L	Н	Н	Н	L	L	L	Н	Н	Н	Ł

H = HIGH voltage level

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
IIN	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to	0 to 70	

L = LOW voltage level

X = Don't care

74155, LS155

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74			74LS			
			Nom	Max	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧	
V _{IH}	HIGH-level input voltage	2.0			2.0			٧	
VIL	LOW-level input voltage			+0.8			+0.8	٧	
lik	Input clamp current			-12			-18	mA	
Юн	HiGH-level output current			-800			-400	μΑ	
loL	LOW-level output current			16			8	mA	
TA	Operating free-air temperature	0		70	0		70	°C	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER			TEST CONDITIONS1		74155			74LS155		
		TEST CO			Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN, V_{IH}$ $I_{OH} = MAX$	= MIN, V _{IL} = MAX,	2.4	3.4		2.7	3.4		٧
Vol	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5	٧
VOL	LOWY-level output voltage	V _{IL} = MAX	I _{OL} = 4mA (74LS)					0.25	0.4	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I =	lik			-1.5			-1.5	٧
	Input current at maximum		V ₁ = 5.5V			1.0				mA
l ₁	input voltage	V _{CC} = MAX	V _I = 7.0V						0.1	mA
		.,,	V ₁ = 2.4V			40				μΑ
liH	HIGH-level input current	V _{CC} = MAX	V ₁ = 2.7V						20	μΑ
I _{IL}	LOW-level input current	V _{CC} = MAX, V _I =	= 0.4V			-1.6			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-57	-15		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX			25	40		6.1	10	mA

NOTES

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

				74	74		
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF,	$R_L = 2k\Omega$	UNIT
			Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay Address to output	Waveform 1		32 32		26 30	ns
t _{PLH} t _{PHL}	Propagation delay E _a or E _b to output	Waveform 2		20 27		15 30	ns
t _{PLH} t _{PHL}	Propagation delay E _a to output	Waveform 1		24 30		27 27	ns

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at $V_{\rm CC}$ = 5V, T_A = 25°C.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


^{4.} Measure I_{CC} with A_1 , A_0 and E_a inputs at 4.5V, and \overline{E}_b , \overline{E}_a inputs grounded, and outputs open.

74155, LS155

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT}

of Pulse Generators. D = Diodes are 1N916, 1N3064, or equivalent.

 t_{TLH} , t_{THL} Values should be less than or equal to the table entries

F 4 4 4 11 V	INPUT PULSE REQUIREMENTS									
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}					
74	3.0V	1MHz	500ns	7ns	7ns					
74LS	3.0V	1MHz	500ns	15ns	6ns					
74S	3.0V	1MHz	500ns	2.5ns	2.5ns					

Signetics

Logic Products

FEATURES

- Common Address inputs
- True or complement data demultiplexing
- Dual 1-of-4 or 1-of-8 decoding
- Function generator applications
- · Outputs can be tied together

DESCRIPTION

The '156 is a Dual 1-of-4 Decoder/ Demultiplexer with common Address inputs and gated Enable inputs. Each decoder section, when enabled, will accept the binary weighted Address inputs (A₀, A₁) and provide four mutually exclusive active-LOW outputs $(\overline{0} - \overline{3})$. When the enable requirements of each decoder are not met, all outputs of that decoder are HIGH.

74156, LS156 Decoders/Demultiplexers

Dual 2-Line To 4-Line Decoder/Demultiplexer (Open Collector) Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74156	20ns	25mA
74LS156	31ns	6.1mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74156N, N74LS156N
Plastic SO	N74LS156D

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	PINS DESCRIPTION		74LS
All	Inputs	1ul	1LSul
All	Outputs	10ul	10LSul


NOTE:

Where a 74 unit load (uI) is understood to be 40 μ A I $_{IH}$ and -1.6mA I $_{IL}$, and a 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and -0.4mA I $_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



74156, LS156

LOGIC DIAGRAM



Both decoder sections have a 2-input enable gate. For decoder "a" the enable gate requires one active-HIGH input and one active-LOW input (E_a \cdot \overline{E}_a). Decoder "a" can accept either true or complemented data in demultiplexing applications, by using the \overline{E}_a or E_a inputs respectively. The decoder "b" enable gate requires two active-LOW inputs (\overline{E}_b \cdot \overline{E}_b). The device can be used as a 1-of-8 decoder/demultiplexer by tying E_a to \overline{E}_b and relabeling the common connection address as (A_2); forming the common enable by connecting the remaining \overline{E}_b and \overline{E}_a .

The '156 can be used to generate all four minterms of two variables. The four minterms are useful to replace multiple gate functions in some applications. A further advantage of the '156 is being able to AND the minterm functions by tying outputs together. Any number of terms can be wired-AND as shown in the formula below:

$$f = (E + A_0 + A_1) \cdot (E + \overline{A}_0 + A_1)$$

 $\cdot (E + A_0 + \overline{A}_1) \cdot (E + A_0 + A_1)$

where $E = E_a + E_a$; $E = E_b + E_b$.

FUNCTION TABLE

ADDF	RESS		BLE a''		OUT	PUT a''		ENA	BLE o''		OUT I''		
A ₀	A ₁	Ea	Ēa	ō	ī	2	3	Ēb	Ēb	ō	ī	2	3
Х	Х	L	Х	Н	Н	Н	Н	Н	Х	Н	Н	Ι	Н
X	X	X	Н	Н	Н	Н	Н	×	н	Н	н	Н	н
L	L	Н	L	L	Н	Н	Н.	L	L	L	Н	Н	Н
Н	L	Н	L	Н	L	Н	н	L	L	Н	L	Н	Н
L	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	Н
Н	Н	н	L	н	Н	н	L	L	L	Н	Н	Н	L

H = HIGH voltage level

L = LOW voltage level

X = Don't care

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
Vcc	Supply voltage	7.0	7.0	٧
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	٧
I _{IN}	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	O to	70	°C

74156, LS156

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74			74LS		
	PARAMETER	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			2.0			V
VIL	LOW-level input voltage			+0.8			+0.8	V
lıĸ	Input clamp current			-12			-18	mA
V _{OH}	HIGH-level output voltage			5.5			5.5	V
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					74156			74LS156	6	
	PARAMETER	TEST CO	TEST CONDITIONS ¹		Typ ²	Max	Min	Typ ²	Max	UNIT
Юн	HIGH-level output current	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$, $V_{OH} = 5.5V$				250			100	μΑ
V 1014/15-15-15-15-15-15-15-15-15-15-15-15-15-1		V _{CC} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5	٧
V _{OL}	LOW-level output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = 4mA (74LS)					0.25	0.4	٧
VIK	Input clamp voltage	V _{CC} = MIN, I _I =	· I _{IK}			-1.5			-1.5	٧
	Input current at maximum	V _{CC} = MAX	V _I = 5.5V			1.0				mA
l _i	input voltage	V _{CC} = MAX	V _I = 7.0V						0.1	mA
	LICH level input ourrent	V - MAY	V ₁ = 2.4V			40				μΑ
lн	HIGH-level input current	V _{CC} = MAX	V _I = 2.7V						20	μΑ
I _{IL}	LOW-level input current	V _{CC} = MAX, V _i	= 0.4V			-1.6			-0.4	mA
Icc	Supply current ³ (total)	V _{CC} = MAX			25	40		6.1	10	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

	Address to output Propagation delay Ea or Eb to output Propagation delay		7	74		74LS		
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	$R_L = 2\Omega$	UNIT	
		Min		Max	Min Max			
t _{PLH} t _{PHL}		Waveform 1		34 34		46 51	ns	
t _{PLH} t _{PHL}		Waveform 2		23 30		40 51	ns	
t _{PLH} t _{PHL}		Waveform 1		27 33		48 48	ns	


^{3.} Measure I_{CC} with A_1 , A_0 and E_a inputs at 4.5V, and \overline{E}_b , \overline{E}_a inputs grounded, and outputs open.

74156, LS156

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

December 4, 1985

 $t_{\mbox{\scriptsize TLH}},\ t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

FARM V	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

Signetics

Logic Products

DESCRIPTION

The '157 is a quad 2-input multiplexer which selects four bits of data from two sources under the control of a common Select input (S). The Enable input (\overline{E}) is active LOW. When \overline{E} is HIGH, all of the outputs (Y) are forced LOW regardless of all other input conditions.

Moving data from two groups of registers to four common output busses is a common use of the '157. The state of the Select input determines the particular register from which the data comes. It can also be used as a function generator. The device is useful for implementing highly irregular logic by generating any four of the 16 different functions of two variables with one variable common.

74157, 74158, LS157, LS158, S157, S158 Data Selectors/Multiplexers

'157 Quad 2-Input Data Selector/Multiplexer (Non-Inverted)
'158 Quad 2-Input Data Selector/Multiplexer (Inverted)

Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74157	13ns	30mA
74LS157	13ns	9.7mA
74S157	7.4ns	50mA
74158	13ns	30mA
74LS158	13ns	4.8mA
74S158	6ns	40mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGES V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74157N, N74LS158N, N74S157N N74LS157N, N74S158N, N74LS158N
Plastic SO	N74LS157D, N74S158D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	748	74LS
S, Ē	Inputs	1ul	2Sul	2LSul
Data	Inputs	1ul	1Sul	1LSul
All	Outputs	10ul	10Sul	10LSul


NOTE:

Where a 74 unit load (uI) is understood to be $40\mu A \mid_{IH}$ and $-1.6mA \mid_{IL}$, a 74S unit load (SuI) is $50\mu A \mid_{IH}$ and $-2.0mA \mid_{IL}$, and a74LS unit load (LSuI) is $20\mu A \mid_{IH}$ and $-0.4mA \mid_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




December 4, 1985 5-279 853-0529 81502


Data Selectors/Multiplexers

74157, 74158, LS157, LS158, S157, S158

LOGIC DIAGRAM, '157



LOGIC DIAGRAM, '158



The device is the logic implementation of a 4pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. Logic equations for the outputs are shown below:

$$Y_a = \overline{E} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S})$$

$$Y_b = \overline{E} \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S}$$

$$Y_b = \overline{E} \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S})$$

$$Y_c = \overline{E} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S})$$

$$Y_d = \overline{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S})$$

The '158 is similar but has inverting outputs:

$$\overline{Y}_a = \overline{E} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S})$$

 $\overline{V}_c = \overline{E} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S})$

$$\overline{Y}_b = \overline{E} \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S})$$

$$\overline{Y}_c = \overline{E} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S})$$

$$\overline{Y}_d = \overline{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S})$$

FUNCTION TABLE, '157

ENABLE	SELECT INPUT		TA UTS	ОИТРИТ
Ē	s	l ₀	l ₁	Y
Н	Х	Х	X	L
L.	Н	X	L	. L
L	н	Х	H	Н
L	. L	L	X	L
L	L	Н	X	н

H = HIGH voltage level

L = LOW voltage level

X = Don't care

FUNCTION TABLE, '158

ENABLE	SELECT INPUT		TA UTS	ОПТРИТ
Ē	S	l ₀	-11	Ÿ
Н	Х	Х	Х	Н
L	L	L	Х	- н
· L	L	H	Х	L
L	Н	Х	L	н
L	Н	Х	Н	L

H = HIGH voltage level

L = LOW voltage level

X = Don't care

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	٧
IIN	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to $+V_{CC}$	٧
T _A	Operating free-air temperature range		0 to 70		°C

Data Selectors/Multiplexers

74157, 74158, LS157, LS158, S157, S158


RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74 74LS			74S			UNIT		
			Nom	Max	Min	Nom	Max	Min	Nom	Max	UNII
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
V_{IH}	HIGH-level input voltage	2.0			2.0			2.0			٧
VIL	LOW-level input voltage			+ 0.8			+ 0.8			+0.8	٧
lik	Input clamp current			-12			-18			-18	mA
Юн	HIGH-level output current			-800			-400			-1000	μΑ
loL	LOW-level output current			16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

NOTE:

 $V_{IL} = +0.7V$ MAX for 54S at +125°C only.

TEST CIRCUITS AND WAVEFORMS



 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH.}} \ t_{\text{THL}} \ \text{Values}$ should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS										
- CAMIL!	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}						
74	3.0V	1MHz	500ns	7ns	7ns						
74LS	3.0V	1MHz	500ns	15ns	6ns						
74S	3.0V	1MHz	500ns	2.5ns	2.5ns						

Input Pulse Definition

Signetics Logic Products Product Specification

Data Selectors/Multiplexers

74157, 74158, LS157, LS158, S157, S158

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEO	CONDIT	ione1	74	157, 1	58	741	S157,	158	74S157, 158			UNIT
	PARAMETER	IESI	CONDIT	IONS.	Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IL} = MAX,			2.4	3.4		2.7	3.4		2.7	3.4		٧
V _{OL}	LOW-level output	$V_{CC} = MIN,$ $V_{IH} = MIN,$	I _{OL} = MA	×		0.2	0.4		0.35	0.5			0.5	٧
▼OF	voltage	$V_{IL} = MAX$	I _{OL} = 4m/	74LS)					0.25	0.4				٧
V _{IK}	input clamp voltage	V _{CC} = MIN,	$I_{l} = I_{lK}$				-1.5			-1.5			-1.2	٧
			$V_1 = 5.5V$				1.0						1.0	mA
11	Input current at maximum input	V _{CC} = MAX	V. = 7.0V	S, E inputs						0.2				mA
	voltage		V - 7.0V	Data inputs						0.1				mA
			V 0.4V	S, Ē inputs			40							μΑ
	HIGH-level input		V _I = 2.4V	Data inputs			40							μΑ
I _{IH}	current	V _{CC} = MAX		S, E inputs						40			100	μΑ
			V _I = 2.7V	Data inputs						20			50	μΑ
	LOW-level input current V _{CC} = M		V ₁ = 0.4V	S, Ē inputs			-1.6			-0.8				mA
		$V_{CC} = MAX$ $V_{1} = 0.2$ $V_{1} = 0.5$		Data inputs			-1.6			-0.4				mA
I _{IL}				S, Ē inputs									-4	mA
			V ₁ = 0.5V	Data inputs									2	mA
los	Short-circuit output current ³	V _{CC} = MAX			-18		-55	20		-100	-40		-100	mA
			Note 4	'157 '158		30	48					<u> </u>		mA
			Note 4	'LS157					9.7	16				mA
			Note 4	'LS158					4.8	8				mA
			Note 5	'S157 All inputs = 4.5V								50	78	mA
Icc	Supply current ^{4, 5} (total) V _{CC} =	V _{CC} = MAX	Note 5	'S158 All inputs = 4.5V								39	61	mA
			Note 5	'S158 I _{0a} , I _{0b} , I _{0c} , I _{0d} at 4.5V, other inputs at 0V								41	81	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} I_{CC} is measured with 4.5V applied to all inputs and all outputs open.


^{5.} I_{CC} is measured with all outputs open.

Data Selectors/Multiplexers 74157, 74158, LS157, LS158, S157, S158

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			7	4	74	ILS	7	4 S	
	PARAMETER	TEST CONDITIONS	$C_L = 15 pF, R_L = 400 \Omega$		$C_L = 15 pF, R_L = 2 k\Omega$		C _L = 15pF	$R_L = 280\Omega$	UNIT
			Min	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay Data to output	Waveform 2, '157		14 14		14 14		7.5 6.5	ns
t _{PLH} t _{PHL}	Propagation delay Enable to output	Waveform 1, '157		20 21	-	20 21		12.5 12	ns
t _{PLH}	Propagation delay Select to output	Waveform 2, '157		23 27		23 27		15 15	ns
t _{PLH} t _{PHL}	Propagation delay Data to output	Waveform 3, '158		14 14		12 15		6.0 6.0	ns
t _{PLH} t _{PHL}	Propagation delay Enable to output	Waveform 4, '158		20 21		17 24		11.5 12	ns
t _{PLH} t _{PHL}	Propagation delay Select to output	Waveform 3, '158		23 27		20 24		12 12	ns

AC WAVEFORMS



Logic Products

FEATURES

- Synchronous counting and loading
- . Two Count Enable inputs for nbit cascading
- Positive edge-triggered clock
- Asynchronous reset ('160, '161)
- Synchronous reset ('162, '163)
- · Hysteresis on Clock input (LS only)

DESCRIPTION

Synchronous presettable decade (74160, 74LS160A, 74LS162A) and 4-bit (74161, 74LS161A, 74163, 74LS163A) counters feature an internal carry lookahead and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock. The Clock input is buffered.

The outputs of the counters may be preset to HIGH or LOW level. A LOW level at the Parallel Enable (PE) input disables the counting action and causes the data at the Do-D3 inputs to be loaded into the counter on the positivegoing edge of the clock (providing that the set-up and hold requirements for PE are met). Preset takes place regardless of the levels at Count Enable (CEP. CET) inputs.

74160, 74161, 74163, LS160A, LS161A, LS162A, LS163A Counters

'160, '162 BCD Decade Counter '161, '163 4-Bit Binary Counter **Product Specification**

TYFE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)				
74160 – 74163	32MHz	61mA				
74LS160A - 74LS163A	32MHz	19mA				

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to $+70$ °C
Plastic DIP	N74160N, N74LS160AN, N74161N, N74LS161AN N74LS162AN, N74163N, N74LS163AN
Plastic SO	N74LS161AD, N74S163AD


For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74	74LS
CP, CET	inputs	2ul	2LSul
D, CEP	Inputs	1ul	1LSul
PE	Input	1ul	2LSul
All	Outputs	10ul	10LSul
MR	Input ('160, '161)	1ul	1LSul
MR	Input ('162, '163)	1ul	2LSul

Where a 74 unit load (ul) is understood to be $40\mu\text{A}$ l_{IH} and -1.6mA l_{II}, and a 74LS unit load (LSu!) is $20\mu A I_{IH}$ and $-0.4mA I_{II}$

PIN CONFIGURATION



LOGIC SYMBOL



74160, 74161, 74163, LS160A, LS161A, LS162A, LS163A

A LOW level at the Master Reset ($\overline{\text{MR}}$) input sets all four outputs of the flip-flops (Q_0-Q_3) in '160, 'LS160A, '161, and 'LS161A to LOW levels regardless of the levels at CP, $\overline{\text{PE}}$, CET and CEP inputs (thus providing an asynchronous clear function).

For the 'LS162A, '163, and LS163A, the clear function is synchronous. A LOW level at the Master Reset ($\overline{\text{MR}}$) input sets all four outputs of the flip-flops (Q_0-Q_3) to LOW levels after the next positive-going transition on the Clock (CP) input (providing that the set-up and hold requirements for $\overline{\text{MR}}$ are met). This action occurs regardless of the levels at $\overline{\text{PE}}$, CET, and CEP inputs. This synchronous reset fea-

ture enables the designer to modify the maximum count with only one external NAND gate (see Figure A).

The carry look-ahead simplifies serial cascading of the counters. Both Count Enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the TC output. The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to the HIGH level output of Q_0 . This pulse can be used to enable the next cascaded stage (see Figure B).

For conventional operation of 74160, 74161 and 74163, the following transitions should be avoided.


- HIGH-to-LOW transition on the CEP or CET input if clock is LOW.
- LOW-to-HIGH transitions on the Parallel Enable input when CP is LOW, if the count enables and MR are HIGH at or before the transition.

For 74163 there is an additional transition to be avoided.


 LOW-to-HIGH transition on the MR input when clock is LOW, if the Enable and PE inputs are HIGH at or before the transition.


These restrictions are not applicable to 74LS160A, 74LS161A, 74LS162A and 74LS163A.

LOGIC SYMBOL (IEEE/IEC)




74160, 74161, 74163, LS160A, LS161A, LS162A, LS163A






LOGIC DIAGRAM, 74160




74160, 74161, 74163, LS160A, LS161A, LS162A, LS163A


LOGIC DIAGRAMS



74160, 74161, 74163, LS160A, LS161A, LS162A, LS163A

LOGIC DIAGRAMS





74160, 74161, 74163, LS160A, LS161A, LS162A, LS163A

MODE SELECT - FUNCTION TABLE, '160, '161

		INPUTS							
OPERATING MODE	MR	СР	CEP	CET	PE	Dn	Qn	TC	
Reset (clear)	L	Х	Х	Х	Х	Х	L	L	
Parallel load	H	† †	X	X	l I	l h	L	L (a)	
Count	Н	1	h	h	h ^(c)	х	count	(a)	
Hold (do nothing)	H	X X	l(p)	I(p)	h ^(c)	X	q _n q _n	(a) L	

MODE SELECT - FUNCTION TABLE, '162, '163

				OUTPUTS				
OPERATING MODE	MR	СР	CEP	CET	PE	Dn	Qn	тс
Reset (clear)	ı	1	х	х	х	х	L	L
Parallel load	h ^(f)	†	X	X	1	l h	L H	(d)
Count	h ^(f)	1	h	h	h ^(f)	×	count	(d)
Hold (do nothing)	h ^(f)	X	l(e)	X I(e)	h ^(f) h ^(f)	X X	q _n q _n	(d) L

- H = HIGH voltage level steady state.
- L = LOW voltage level steady state.
- h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.
- I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.
- X = Don't care
- q = Lower case letters indicate the state of the referenced output prior to the LOW-to-HIGH clock transition.
- 1 = LOW-to-HIGH clock transition.

NOTES

- (a) The TC output is HIGH when CET is HIGH and the counter is at Terminal Count (HHHH for '161 and
- (b) The HIGH-to-LOW transition of CEP or CET on the 74161 and 74160 should only occur while CP is HIGH for conventional operation.
- (c) The LOW-to-HIGH transition of $\overline{\text{PE}}$ on the 74161 and 74160 should only occur while CP is HIGH for conventional operation.
- (d) The TC output is HIGH when CET is HIGH and the counter is at Terminal Count (HLLH for '162 and HHHH for '163).
- (e) The HIGH-to-LOW transition of CEP or CET on the 74163 should only occur while CP is HIGH for conventional operation.
- (f) The LOW-to-HIGH transition of PE or MR on the 74163 should only occur while CP is HIGH for conventional operation.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	٧
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	٧
I _{IN}	Input current	-30 to +5	-30 to +1	mA
Vout	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to	70	°C


74160, 74161, 74163, LS160A, LS161A, LS162A, LS163A

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74		74LS			UNIT
			Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+ 0.8			+ 0.8	٧
lıĸ	Input clamp current			-12			-18	mA
Юн	HIGH-level output current			-800			-400	μΑ
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} , see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH.}}$ t_{THL} Values should be less than or equal to the table entries

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS									
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}					
74	3.0V	1MHz	500ns	7ns	7ns					
74LS	3.0V	1MHz	500ns	15ns	6ns					
74S	3.0V	1MHz	500ns	2.5ns	2.5ns					

74160, 74161, 74163, LS160A, LS161A, LS162A, LS163A

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER	ТЕ	TEST CONDITIONS ¹		74	74160, '161 '163			74LS160A, '161A '162A, '163A		
						Typ ²	Max	Min	Typ ²	Max	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V V _{IL} = MAX, I _C				3.4		2.7	3.4		V
.,	1000	V _{CC} = MIN,	I _{OL} = MAX			0.2	0.4		0.35	0.5	V
V _{OL}	LOW-level output voltage	$V_{IL} = MAX,$ $V_{IH} = MIN$	I _{OL} = 4mA (74LS)						0.25	0.4	V
Vik	Input clamp voltage	V _{CC} = MIN, I	= l _{IK}				~1.5			-1.5	V
	The state of the s		V	' ₁ = 5.5V			1.0				mA
				D, CEP						0.1	mA
	Input current at maximum input voltage	V _{CC} = MAX		PE, CP, CET						0.2	mA
l ₁			V ₁ = 7.0V	MR, ('LS160A, 'LS161A)						0.1	mA
				MR ('LS162A, 'LS163A)						0.2	mA
	HIGH-level input current		V 0.4V	CP, CET			80				μΑ
			$V_1 = 2.4V$	Other inputs			40				μΑ
		V _{CC} = MAX		D, CEP						20	μΑ
l _{iH}				PE, CP, CET						40	μΑ
'III			V _I = 2.7V	MR ('LS160A, 'LS161A)						20	μΑ
				MR ('LS162A, 'LS163A)						40	μА
and an interest of the second			V _I = 0.4V	CP, CET			-3.2				mA
				Other inputs		-	-1.6				mA
				D, CEP						-0.4	mA
l _{IL}	LOW-level input current	V _{CC} = MAX		PE, CP, CET						-0.8	mA
""		1.00	V ₁ = 0.4V	MR ('LS160A, 'LS161A)						-0.4	mA
				MR ('LS162A, 'LS163)						-0.8	mA
los	Short-circuit output current ³	V _{CC} = MAX	***************************************		-18		-57	-20		-100	mA
1	Supply current ⁴ (total)	V _{CC} = MAX	ICCH All outputs	HIGH		59	94		18	31	mA
lcc	Supply current (total)	vCC = MAX	I _{CCL} All outputs			63	101		19	32	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} i_{OS} is tested with V_{OUT} = + 0.5V and V_{CC} = V_{CC} MAX+0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} I_{CCH} is measured with PE input HIGH, again with PE input LOW, all other inputs HIGH and outputs open. I_{CCL} is measured with Clock input HIGH, again with Clock input LOW, all other inputs low and outputs open.

74160, 74161, 74163, LS160A, LS161A, LS162A, LS163A

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

				74	7	UNIT	
	PARAMETER	TEST CONDITIONS	C _L = 15pF	, $R_L = 400\Omega$	C _L = 15pl		
			Min		Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	25		25		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to terminal count	Waveform 1		35 35		35 35	ns
t _{PLH} t _{PHL}	Propagation delay Clock to Q outputs	Waveform 1, PE = HIGH		20 23		24 27	ns
t _{PLH} t _{PHL}	Propagation delay Clock to Q outputs	Waveform 1, PE = LOW		25 29		24 27	ns
t _{PLH} t _{PHL}	Propagation delay CET input to TC output	Waveform 2		16 16		14 14	ns
t _{PHL}	Propagation delay, MR to Q outputs ('160, '161)	Waveform 3		38		28	ns

NOTE:

Per industry convention, t_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_{f_i} , t_{f_i} pulse width or duty cycle.

AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V


		TEGT CONDITIONS	7	4	74	LS	LIAUT
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W (L)	Clock pulse width (LOW)	Waveform 1	25		25		ns
t _W	Master Reset pulse width ('160, '161)	Waveform 3	20		20		ns
t _W	Master Reset pulse width ('162, '163)	Waveform 6	20		20		ns
ts	Set-up time, data to clock	Waveform 5	20		20		ns
th	Hold time, data to clock ¹	Waveform 5	3		3		ns
ts	Set-up time, CEP or CET to clock	Waveform 4	20		20		ns
t _h	Hold time, CEP or CET to clock	Waveform 4	0		0		ns
ts	Set-up time, PE to clock	Waveform 5	25		20		ns
th	Hold time, PE to clock	Waveform 5	0		0		ns
ts	Set-up time, MR to clock ('162, '163)	Waveform 6	20	-	20		ns
t _h	Hold time, MR to clock ('162, '163)	Waveform 6	0		0		ns
t _{rec}	Recovery time, MR to CP	Waveform 3	25		15		ns

NOTE:

^{1.} For 15ns rise time only, Hold time must be increased by 0.3ns for each nanosecond decrease in rise time.

74160, 74161, 74163, LS160A, LS161A, LS162A, LS163A

AC WAVEFORMS



Signetics

74164, LS164 Shift Registers

8-Bit Serial-In Parallel-Out Shift Register Product Specification

Logic Products

FEATURES

- Gated serial Data inputs
- Typical shift frequency of 36MHz
- Asynchronous Master Reset
- Fully buffered Clock and Data inputs

DESCRIPTION

The '164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (D_{sa} or D_{sb}); either input can be used as an active HIGH enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied HIGH.

Data shifts one place to the right on each LOW-to-HIGH transition of the Clock (CP) input, and enters into Q_0 the logical AND of the two Data inputs ($D_{sa} \cdot D_{sb}$) that existed one set-up time before the rising clock edge. A LOW level on the Master Reset ($\overline{\text{MR}}$) input overrides all other inputs and clears the register asynchronously, forcing all outputs LOW.

TYPE	TYPICAL f _{MAX} 36MHz 36MHz	TYPICAL SUPPLY CURRENT (TOTAL)
74164	36MHz	37mA
74LS164	36MHz	16mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74164N, N74LS164N
Plastic SO	N74LS164D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
All	Inputs	1ul	1LSul
All	Outputs	5ul	10LSul


NOTE:

Where a 74 unit load (uI) is understood to be $40\mu A~l_{IH}$ and -1.6mA l_{IL} , and a 74LS unit load (LSuI) is $20\mu A~l_{IH}$ and -0.4mA l_{IL} .


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



74164, LS164

LOGIC DIAGRAM



MODE SELECT - TRUTH TABLE

OPERATING HODE		INP	UTS		(OUTPUTS
OPERATING MODE	MR	СР	D _{sa}	D _{sb}	Q ₀	Q ₁ — Q ₇
Reset (clear)	L	Х	Х	Х	L	L — L
Shift	H H H	† † †	l h h	l h l	LLH	q ₀ — q ₆ q ₀ — q ₆ q ₀ — q ₆

H = HIGH voltage level.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT	
V _{CC}	Supply voltage	7.0	7.0	V	
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V	
lin	Input current	-30 to +5	-30 to +1	mA	
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to $+V_{\rm CC}$	-0.5 to +V _{CC}	V	
TA	T _A Operating free-air temperature range		0 to 70		

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74			74LS			
FARAMETER		Min	Nom Max		Min	Nom	Max	UNIT	
Vcc	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧	
V _{IH}	HIGH-level input voltage	2.0			2.0			٧	
VIL	LOW-level input voltage			+0.8			+ 0.8	V	
l _{IK}	Input clamp current			-12			-18	mA	
Юн	HIGH-level output current			-400			-400	μΑ	
loL	LOW-level output current			8			8	mA	
TA	Operating free-air temperature	0		70	0		70	°C	

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH Clock transition.

L = LOW voltage level.

⁼ LOW voltage level one set-up time prior to the LOW-to-HIGH Clock transition.

⁼ Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the

LOW-to-HIGH Clock transition.

X = Don't care.

⁼ LOW-to-HIGH Clock transition.

Shift Registers

74164, LS164


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	24244		TEST CONDITIONS ¹		74164			74LS164			
	PARAMETER	TEST CONDITIONS		Min	Typ ²	Max	Min	Typ ²	Max	UNIT	
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN, V_{IH} = N$ $I_{OH} = MAX$	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$ $I_{OH} = MAX$				2.7	3.4		٧	
.,	LOW-level output voltage	V _{CC} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5	٧	
V _{OL}		$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = 4mA (74LS)					0.25	0.4	٧	
VIK	input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				-1.5			-1.5	V	
	Input current at maximum	V - MAY	V _I = 5.5V			1.0				mA	
, i i	input voltage	V _{CC} = MAX	V ₁ = 7.0V						0.1	mA	
	UICH level insulations	V 140V	V ₁ = 2.4V			40				μΑ	
ΙН	HIGH-level input current	$V_{CC} = MAX$ $V_1 = 2.7V$							20	μΑ	
IIL	LOW-level input current	$V_{CC} = MAX, V_1 = 0$.4V			-1.6			-0.4	mA	
los	Short-circuit output current ³	V _{CC} = MAX		9		-27.5	-20		-100	mA	
lcc	Supply current ⁴ (total)	V _{CC} = MAX			37	54		16	27	mA	

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure I_{CC} with the Serial inputs grounded, the Clock input at 2.4V, and a momentary ground, then 4.5V applied to Master Reset, and all outputs open.

APPLICATION DIAGRAM



Shift Registers

74164, LS164

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

				74		74	LS		
PARAMETER		TEST CONDITIONS		C_L = 15pF, R_L = 800 Ω		C _L = 15pF,	UNIT		
				Min	Max	Min	Max		
f _{MAX}	Maximum shift frequency	Waveform	25		25		MHz		
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform		27 32		27 32	ns		
t _{PHL}	Propagation delay MR to output	Waveform	2		36		36	ns	
t _{PLH} t _{PHL}	Propagation delay Clock to output	$C_L = 50pF$ for these	Waveform 1		30 37			ns	
t _{PHL}	Propagation delay MR to output	parameters	Waveform 2		42			ns	


NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

	DADAMETED	TEGT COMPLETIONS	7	'4	74LS		
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W	Clock pulse width	Waveform 1	20		20		ns
t _W	MR pulse width	Waveform 2	20		20		ns
t _s	Set-up time data to clock	Waveform 3	15		15		ns
t _h	Hold time data to clock	Waveform 3	5.0		5.0		ns
t _{rec}	MR to clock recovery time	Waveform 2	30		30		ns


AC WAVEFORMS




Shift Registers

74164, LS164

TEST CIRCUITS AND WAVEFORMS





 $V_{M} = 1.3V$ for 74LS; $V_{M} = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

$$\begin{split} R_L &= \text{Load resistor to V}_{CC}; \text{ see AC CHARACTERISTICS for value.} \\ C_L &= \text{Load capacitance includes jig and probe capacitance;} \\ \text{see AC CHARACTERISTICS for value.} \end{split}$$

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

e.	FAMILY	INPUT PULSE REQUIREMENTS					
		Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}	
	74	3.0V	1MHz	500ns	7ns	7ns	
	74LS	3.0V	1MHz	500ns	15ns	6ns	
	74S	3.0V	1MHz	500ns	2.5ns	2.5ns	

Signetics

74165 Shift Register

8-Bit Serial/Parallel-In, Serial-Out Shift Register Product Specification

Logic Products

- · Asynchronous 8-bit parallel load
- · Synchronous Serial input
- Clock Enable for "do nothing" mode
- See '166 for fully synchronous operation

DESCRIPTION

The '165 is an 8-bit parallel load or serial-in shift register with complementary Serial outputs $(Q_7$ and $\overline{\Omega}_7)$ available from the last stage. When the Parallel Load (\overline{PL}) input is LOW, parallel data from the D_0 – D_7 inputs are loaded into the register asynchronously. When the \overline{PL} input is HIGH, data enters the register serially at the D_S input and shifts one place to the right $(Q_0 \rightarrow Q_1 \rightarrow Q_2,$ etc.) with each positive-going clock transition. This feature allows parallel-to-serial converter expansion by tying the Q_7 output to the D_S input of the succeeding stage.

The Clock input is a gated-OR structure which allows one input to be used as an active LOW Clock Enable ($\overline{\text{CE}}$) input. The pin assignment for the CP and $\overline{\text{CE}}$

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)	
74165	26MHz	42mA	

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C	
Plastic DIP	N74165N	

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
PL	Input	2ul
Other	Inputs	1ul
All	Outputs	10ul


NOTE:

A 74 unit load (ul) is understood to be $40\mu\text{A}$ I_{IH} and -1.6mA I_{II}.


inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of $\overline{\text{CE}}$ input should only take place while the CP is HIGH for predictable operation. Also, the CP and

 \overline{CE} inputs should be LOW before the LOW-to-HIGH transition of \overline{PL} to prevent shifting the data when \overline{PL} is released.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



74165

LOGIC DIAGRAM



MODE SELECT - FUNCTION TABLE

ODEDATING MODES		INPUTS			Q _n REGISTER		OUTPUTS		
OPERATING MODES	PL	CE	CP	Ds	D ₀ - D ₇	Qo	Q1-Q6	Q ₇	Q ₇
Parallel load	L	X	X X	X	L H	L H	L~L H-H	L H	H L
Serial shift	Н	L L	†	l h	X X	L H	q ₀ - q ₅ q ₀ - q ₅	q ₆ q ₆	q ₆
Hold ''do nothing''	Н	Н	Х	X	X	q ₀	q ₁ – q ₆	97	\bar{q}_7

H = HIGH voltage level.

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level.

1 = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.

qn = Lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition.

= Don't care.

= LOW-to-HIGH clock transition.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

			74				
	PARAMETER	Min	Nom	Max	UNIT		
V _{CC}	Supply voltage	4.75	5.0	5.25	V		
V _{IH}	HIGH-level input voltage	2.0			٧		
VIL	LOW-level input voltage			+0.8	٧		
lık	Input clamp current			-12	mA		
Юн	HIGH-level output current			-800	μΑ		
loL	LOW-level output current			16	mA		
TA	Operating free-air temperature	0		70	°C		

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

						74165			
	PARAMETER	TEST COND	TEST CONDITIONS ¹			Max	UNIT		
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _I	L = MAX, I _{OH} = MAX	2.4	3.4		٧		
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _I	L = MAX, V _{OL} = MAX		0.2	0.4	٧		
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}			-1.5	٧			
l _i	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 5.5V$			1.0	mA			
			PL input			80	μΑ		
Ιн	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.4V$	Other inputs			40	μΑ		
lıL	LOW-level input current	$V_{CC} = MAX, V_i = 0.4V$	PL input Other inputs			-3.2 -1.6	mA mA		
los	Short-circuit output current ³	V _{CC} = MAX		-18		-55	mA		
Icc	Supply current ⁴ (total)	V _{CC} = MAX			42	63	mA		

NOTES:

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

	PARAMETER TEST CONDITIONS		C _L = 15pF	UNIT	
			Min	Max	
f _{MAX}	Maximum shift frequency	Waveform 1	20		MHz
t _{PLH}	Propagation delay Clock to output	Waveform 1		24 31	ns
t _{PLH}	Propagation delay PL to output	Waveform 2		31 40	ns
t _{PLH} t _{PHL}	Propagation delay D ₇ to Q ₇	Waveform 3		17 36	ns
t _{PLH}	Propagation delay D_7 to \overline{Q}_7	Waveform 3		27 27	ns

NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

December 4, 1985 5-302

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{\mbox{\footnotesize CC}}=5\mbox{\footnotesize V},\ \mbox{\footnotesize T}_{\mbox{\footnotesize A}}=25\mbox{\footnotesize ^{\circ}}\mbox{\footnotesize C}.$

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} With the outputs open, $\overline{\text{CE}}$ and CP at 4.5V, and a clock pulse applied to the $\overline{\text{PL}}$ input, I_{CC} is measured first with the Parallel Data inputs at 4.5V, then with the Parallel Data inputs grounded.

74165


AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V


PARAMETER			7		
		TEST CONDITIONS	Min	Max	UNIT
t _W	Clock pulse width	Waveform 1	25		ns
t _W	PL pulse width	Waveform 2	15		ns
ts	Set-up time, D _S to clock	Waveform 4	20		ns
t _h	Hold time, D _S to clock	Waveform 4	0		ns
t _S (L)	Set-up time, LOW CE to clock	Waveform 4	30		ns
th	Hold time, CE to clock	Waveform 4	0		ns
ts	PL set-up time to clock	Waveform 2	45		ns
ts	Set-up time, D ₅ and D ₇ ⁽¹⁾ to PL	Waveform 5	10		ns

NOTE:

1. The remaining six Data inputs and D_S are LOW. Prior to test, HIGH level data is loaded into D₇ input.

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families. Input Pulse Definition

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.


 $R_T = Termination$ resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.

FARMIN	INPUT PULSE REQUIREMENTS									
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}					
74	3.0V	1MHz	500ns	7ns	7ns					
74LS	3.0V	1MHz	500ns	15ns	6ns					
74S	3.0V	1MHz	500ns	2.5ns	2.5ns					

AC WAVEFORMS



For all waveforms, V_M = 1.5V for 74 and 74S; V_M = 1.3V for 74LS. Waveform 5. Set-up Times To Active Low Parallel Load

Signetics

74166 Shift Register

8-Bit Serial/Parallel-In, Serial-Out Shift Register Product Specification

Logic Products

FEATURES

- Synchronous parallel to serial applications
- Synchronous serial data input for easy expansion
- Clock enable for "do nothing" mode
- Asynchronous Master Reset
- See '165 for asynchronous parallel data load

DESCRIPTION

The '166 is an 8-bit shift register that has fully synchronous serial or parallel data entry selected by an active LOW Parallel Enable (PE) input. When the PE is LOW one set-up time before the LOW-to-HIGH clock transition, parallel data is entered into the register. When PE is HIGH, data is entered into internal bit position Q₀ from Serial Data Input (D_S), and the remaining bits are shifted one place to the right $(Q_0 \rightarrow Q_1 \rightarrow Q_2, etc.)$ with each positive-going clock transition. For expansion of the register in parallel to serial converters, the Q7 output is connected to the DS input of the succeeding stage.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74166	35 M Hz	90mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74166N
Plastic SO	N74166D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74		
All	Inputs	1ul		
Q_7	Output	10ul		


NOTE

Where a 74 unit load (uI) is understood to be $40\mu A~l_{IH}$ and -1.6mA l_{IL}


The clock input is a gated OR structure which allows one input to be used as an active LOW Clock Enable ($\overline{\text{CE}}$) input. The pin assignment for the CP and $\overline{\text{CE}}$ inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of $\overline{\text{CE}}$ input should only

take place while the CP is HIGH for predictable operation. A LOW on the Master Reset (\overline{MR}) input overrides all other inputs and clears the register asynchronously, forcing all bit positions to a LOW state.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



74166

Shift Register

LOGIC DIAGRAM



MODE SELECT - FUNCTION TABLE

000000000000000000000000000000000000000	INPUTS				Q _n REGISTER		OUTPUT	
OPERATING MODES	PE	CE	СР	Ds	D ₀ - D ₇	Q ₀	Q1-Q6	Q ₇
Parallel load	1	1	†	X	I–I h–h	L H	L-L H-H	L H
Serial shift	h h	 	†	l h	X-X X-X	L H	q ₀ −q ₅ q ₀ −q ₅	96 96
Hold (do nothing)	Х	h	Х	Х	X-X	q ₀	q ₁ q ₆	q ₇

H = HIGH voltage level

 HIGH voltage level one set-up time prior to the LOW-to-HIGH Clock transition.

= LOW voltage level


I = LOW voltage level one set-up time prior to the LOW-to-HIGH Clock transition.

q_n = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW-to-HIGH Clock transition.

X = Don't care.

1 = LOW-to-HIGH Clock transition.

TYPICAL CLEAR, SHIFT, LOAD, INHIBIT, AND SHIFT SEQUENCES



ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +5.5	V
IIN	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74				
			Nom	Max	UNIT		
V _{CC}	Supply voltage	4.75	5.0	5.25	V		
V _{IH}	HIGH-level input voltage	2.0			V		
V _{IL}	LOW-level input voltage			+0.8	V		
lik	Input clamp current			-12	mA		
Юн	HIGH-level output current			-800	μΑ		
loL	LOW-level output current			16	mA		
TA	Operating free-air temperature	0		70	°C		

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		1				
	PARAMETER	TEST CONDITIONS ¹	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX	2.4	3.4		٧
VOL	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OL} = MAX		0.2	0.4	v
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$			-1.5	V
l ₁	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 5.5V$			1.0	mA
l _{IH}	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.4V$			40	μΑ
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_1 = 0.4V$			-1.6	mA
los	Short-circuit output current ³	V _{CC} = MAX	-18		-57	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX		90	127	mA

NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure ICC with 4.5V applied to the Serial input, a momentary ground, then 4.5V applied to Clock, all other inputs grounded and all outputs open.

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER				74	
		TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	UNIT
			Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	25		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		26 30	ns ns
t _{PHL}	Propagation delay MR to output	Waveform 2		35	ns


NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

AC SET-UP REQUIREMENTS T_A = 25°C, V_{CC} = 5.0V


			7	4	
	PARAMETER	TEST CONDITIONS	Min	Max	UNIT
t _W	Clock pulse width	Waveform 1	20		ns
t _W	MR pulse width	Waveform 2	20		ns
ts	Set-up time data to clock	Waveform 3	20		ns
t _h	Hold time data to clock	Waveform 3	0		ns
ts	Set-up time CE to clock	Waveform 3	30		ns
th	Hold time CE to clock	Waveform 3	0		ns
ts	Set-up time PE to clock	Waveform 3	30		ns
th	Hold time PE to clock	Waveform 3	0		ns
t _{rec}	Recovery time MR to clock	Waveform 2	30		ns

AC WAVEFORMS



 $V_{M}=1.5V \ for \ 74 \ and \ 74S; \ V_{M}=1.3V \ for \ 74LS.$ The number of clock pulses required between the $t_{\rm PLH}$ and $t_{\rm PHL}$ measurements can be determined from the appropriate truth Table. The changing output assumes internal $Q_{\rm e}$ opposite state from $G_{\rm PL}$.

Waveform 1. Clock To Output Delays And Clock Pulse Width




 $V_{M}=1.5V \ \text{for 74 and 74S; } V_{M}=1.3V \ \text{for 74LS.}$ The number of clock pulses required between the $I_{P,H}$ and I_{PHL} measurements can be determined from the appropriate truth Table.


Waveform 2. Master Reset Pulse Width, Master Reset To Output Delay And Master Reset To Clock Recovery Time

74166

AC WAVEFORMS (Continued)



TEST CIRCUITS AND WAVEFORMS



Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 t_{TLH} , t_{THL} Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS							
FAMILT	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

Input Pulse Definition

Signetics

Logic Products

FEATURES

- Synchronous counting and loading
- Up/down counting
- Modulo 16 binary counter —
- BCD decade counter '168A
- Two Count Enable inputs for n-bit cascading
- Positive edge-triggered clock

DESCRIPTION

The '168A is a synchronous, presettable BCD decade up/down counter featuring an internal carry look-ahead for applications in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the Count Enable inputs and internal gating. This mode of operation eliminates the output spikes which are normally associated with asynchronous (ripple clock) counters. A buffered Clock input triggers the flip-flops on the LOW-to-HIGH transition of the clock.

74LS168A, 74LS169A, S168A, S169A 4-Bit Bidirectional Counters

4-Bit Up/Down Synchronous Counter Product Specification

ТҮРЕ	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74LS168A	32MHz	20mA
74S168A	70MHz	100mA
74LS169A	32MHz	20mA
74S169A	70MHz	100mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS168AN, N74S168AN N74LS169AN, N74S169AN
Plastic SO	N74LS169AD, N74LS169AD, N74S169AD

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74S	74LS
PE	Input	1Sul	2LSul
CET	Input	2Sul	1LSul
Other	Inputs	1Suí	1LSul
All	Outputs	10Sul	10LSul


NOT

Where a 74S unit load (Sul) is understood to be $50\mu A \mid_{lH}$ and $-2.0mA \mid_{lL}$ and a 74LS unit load (LSul) is $20\mu A \mid_{lH}$ and $-0.4mA \mid_{lL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



74LS168A, 74LS169A, S168A, S169A

The counter is fully programmable; that is, the outputs may be preset to either level. Presetting is synchronous with the clock and takes place regardless of the levels of the Count Enable inputs. A LOW level on the Parallel Enable (PE) input disables the counter and causes the data at the D_n input to be loaded into the counter on the next LOW-to-HIGH transition of the clock.

The direction of counting is controlled by the Up/Down (U/\overline{D}) input; a HIGH will cause the


count to increase, a LOW will cause the count to decrease.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two Count Enable inputs ($\overline{CET} \cdot \overline{CEP}$) and a Terminal Count (\overline{TC}) output. Both Count Enable inputs must be LOW to count. The \overline{CET} input is fed forward to enable the \overline{TC} output. The \overline{TC} output thus enabled will produce a LOW

output pulse with a duration approximately equal to the HIGH level portion of the Q_0 output. This LOW level \overline{TC} pulse is used to enable successive cascaded stages. See Figure A for the fast synchronous multistage counting connections.


The '169A is identical except that it is a Modulo 16 counter.


LOGIC DIAGRAM, '168A



74LS168A, 74LS169A, S168A, S169A

LOGIC DIAGRAM, '169A





74LS168A, 74LS169A, S168A, S169A

MODE SELECT - FUNCTION TABLE


OPERATING MODE	INPUTS					OUTPUTS		
OPERATING MODE	СР	U/D	CEP	CET	PE	Dn	Qn	TC
Parallel Load	↑	X X	X X	X X	1	i h	LH	(1) (1)
Count Up	1	h	ı	1	h	X	Count Up	(1)
Count Down	1	1	1	ı	h	Х	Count Down	(1)
Hold (do nothing)	†	X X	h X	X h	h h	X X	q _n	(1) H

H = HIGH voltage level steady state

WAVEFORM (Typical Load, Count, and Inhibit Sequences)

Illustrated below is the following sequence for the '168A. The operation of the '169A is

- 1. Load (preset) to BCD seven.
- 2. Count up to eight, nine (maximum), zero, one, and two.
- 3. Inhibit.
- 4. Count down to one, zero (minimum), nine, eight, and seven.



h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition

L = LOW voltage level steady state

I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition

X = Don't care

q = Lower case letters indicate the state of the referenced output prior to the LOW-to-HIGH clock transition $\ \ \uparrow \ = LOW$ -to-HIGH clock transition

^{1.} The TC is LOW when CET is LOW and the counter is at Terminal Count. Terminal Count Up is (HHHH) and Terminal Count Down is (LLLL) for '169A. The TC is LOW when CET is LOW and the counter is at Terminal Count. Terminal Count Up is (HLLH) and Terminal Count Down is (LLLL) for '168A.

74LS168A, 74LS169A, S168A, S169A


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
VIN	Input voltage	-0.5 to +7.0	-0.5 to +5.5	.V
I _{IN}	Input current	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to	0 to 70	

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74LS			745		
			Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{iH}	HIGH-level input voltage	2.0			2.0			V
V _{IL}	LOW-level input voltage			+0.8			+0.8	٧
l _{IK}	Input clamp current			-18			-18	mA
Юн	HIGH-level output current			-400			-1000	μΑ
loL	LOW-level output current			8			20	mA
TA	Operating free-air temperature	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to $V_{\rm CC}$; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS							
FAMILI	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

74LS168A, 74LS169A, S168A, S169A

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		TEST COMPUTIONS!		74LS168A, 169A			74S168A, 169A				
	PARAMETER	TEST CONDITIONS ¹			Min	Typ ² Max Min Typ ²	Typ ²	Max	UNIT		
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$, $I_{OH} = MAX$		2.7	3.4		2.7	3.4		٧	
				I _{OL} = MAX		0.35	0.5			0.5	٧
V _{OL}	LOW-level output voltage			I _{OL} = 4mA (74LS)		0.25	0.4				٧
V _{IK}	input clamp voltage	V _{CC} = MIN, I _I = I _{IK}		L.,			-1.5			-1.2	V
	Input current at maximum input voltage		V _I	= 5.5V						1.0	mA
I _I		V _{CC} = MAX V _I	V _I = 7.0V	PE input			40				μΑ
				Other inputs			0.1				mA
		V _{CC} = MAX	V _i = 2.7V	PE input			0.2			100	mA
I_{IH}	HIGH-level input current			CET input			20			100	μΑ
				Other inputs			20			50	μΑ
			V ₁ = 0.4V	PE input			-0.8				mA
IIL	LOW-level input current	V _{CC} = MAX	i	Other inputs			-0.4				mA
ЧL	LOW-level input current	ACC - MINY	$V_1 = 0.5V$	CET input						-4.0	mA
		V ₁ = 0	V = 0.5V	Other inputs						-2.0	mA
los	Short-circuit output current ³	V _{CC} = MAX			-20		-100	-40		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX				20	34		55	80	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			74	74LS 74S						
	PARAMETER	TEST CONDITIONS	ONS $C_L = 15pF, R_L = 2k\Omega$		C_L = 15pF, R_L = 280 Ω U/ \overline{D} = HIGH		$C_L = 15pF$, $R_L = 280\Omega$ U/ $\overline{D} = LOW$		UNIT	
			Min	Max	Min	Max	Min	Max		
f _{MAX}	Maximum clock frequency	Waveform 1	25		40		40		MHz	
t _{PLH}	Propagation delay Clock to Q output	Waveform 1		20 23		12 15		12 15	ns	
t _{PLH}	Propagation delay Clock to TC	Waveform 1		35 35		17 15		15 25	ns	
t _{PLH} t _{PHL}	Propagation delay CET to TC	Waveform 2		14 14		11 15		11 15	ns	
t _{PLH} t _{PHL}	Propagation delay U/D control to TC ^(b)	Waveform 3		25 29		15 15		10 20	ns	

NOTE

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = 25°C.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} I_{CC} is measured after applying a momentary 4.5V, then ground to the Clock input with all other inputs grounded and outputs open.

b. Propagation delay time from up/down to terminal count must be measured with the counter at either a minimum or a maximum count. As the logic level of the Up/Down input is changed, the Terminal Count output will follow. If the count is minimum (0), the Terminal Count output transition will be in phase. If the count is maximum (9 for '168A or 15 for 169A, the Terminal Count output will be out of phase.


Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

74LS168A, 74LS169A, S168A, S169A

AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V


			74LS		7.		
PARAMETER		TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W	Clock pulse width	Waveform 1	25		10		ns
t _s	Setup time, data to clock	Waveform 4	20		6		ns
th	Hold time, data to clock	Waveform 4	0		1		ns
ts	Setup time, PE to clock	Waveform 4	25		9		ns
t _h	Hold time, PE to clock	Waveform 4	0		0		ns
ts	Setup time, CEP & CET to clock	Waveform 5	20		16		ns
t _h	Hold time, CEP & CET to clock	Waveform 5	0		0		ns
ts	Setup time, U/D to clock	Waveform 6	30		20		ns
t _h	Hold time, U/D to clock	Waveform 6	0		0		ns

AC WAVEFORMS



74LS168A, 74LS169A, S168A, S169A

AC WAVEFORMS (Continued)



Signetics

74170, LS170 Register Files

4 x 4 Register File (Open Collector)

Product Specification

Logic Products

FEATURES

- Simultaneous and independent Read and Write operations
- Expandable to 1024 words by n-bits
- Open Collector outputs for wired-AND expansion
- See '670 for 3-State output version

DESCRIPTION

The '170 is a 16-bit register file organized as 4 words of 4 bits each, permitting simultaneous writing into one word location and reading from another location. The 4-bit word to be stored is presented to four Data inputs. The Write Address inputs (WA and WB) determine the location of the stored word. When the Write Enable (WE) input is LOW, the data is entered into the addressed location. The addressed location remains transparent to the data while the WE is LOW. Data supplied at the inputs will be read out in true (non-inverting) form. Data and Write Address inputs are inhibited when WE is HIGH

Direct acquisition of data stored in any of the four registers is made possible by individual Read Address inputs (R_A and R_B). The addressed word appears at the four outputs when the Read Enable $(\overline{\text{RE}})$

TYPE	TYPICAL PROPAGATION DELAY (RE to Q)	TYPICAL SUPPLY CURRENT (TOTAL)
74170	10ns (t _{PLH}) 20ns (t _{PHL})	127mA
74LS170	20ns (t _{PLH}) 20ns (t _{PHL})	25mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74170N, N74LS170N

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
D, W _A , W _B , R _A , R _B	Inputs	1ul	1LSul
WE, RE	Inputs	1ul	2LSul
All	Outputs	10ul	10LSul


NOTE:

Where a 74 unit load (uI) is understood to be $40\mu A I_{IH}$ and $-1.6mA I_{IL}$ and a 74LS unit load (LSuI) is $20\mu A I_{IH}$ and $-0.4mA I_{IL}$.


is LOW. Data outputs are inhibited and remain HIGH when the Read Enable input is HIGH. This permits simultaneous reading and writing, eliminates recovery times, and is limited in speed only by the read time and the write time.

Up to 256 devices can be stacked to increase the word size to 1024 locations by tying the Open Collector outputs together. Parallel expansion to generate nbit words is accomplished by driving the Enable and Address inputs of each device in parallel.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



74170, LS170

LOGIC DIAGRAM



74170, LS170

WRITE MODE SELECT TABLE

OPERATING	INP	UTS	INTERNAL
MODE	WE	Dn	LATCHES ^(a)
Write data	L L	L H	L H
Data latched	Н	Х	no change

READ MODE SELECT TABLE

OPERATING		INPUTS	OUTPUTS
MODE	RE	Internal Latches ^(b)	Qn
Read	L L	L H	L H
Disabled	Н	X	Н

H = HIGH voltage level

NOTES:

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	٧
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

DADAMETER		74			74LS			
	PARAMETER	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8	٧
lik	Input clamp current			-12			-18	mA
V _{OH}	HIGH-level output voltage			5.5			5.5	٧
I _{OL}	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

L = LOW voltage level

X = Don't care.

a. The Write Address (W_A and W_C) to the "internal latches" must be stable while \overline{WE} is LOW for conventional operation.

b. The selection of the "internal latches" by Read Address (R_A and R_B) are not constrained by $\overline{\text{WE}}$ or $\overline{\text{RE}}$ operation.

74170, LS170

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER					74170			74LS170		
			TEST CONDITIONS ¹			Typ ²	Max	Min	Typ ²	Max	UNIT
I _{OH}	HIGH-level output current	V _{CC} = MIN V _{OH} = 5.5\	N, V _{IL} = MAX,			30			100	μΑ	
				I _{OL} = MAX		0.2	0.4		0.35	0.5	٧
V _{OL}	LOW-level output voltage	V _{CC} = MIN V _{IL} = MAX		N, I _{OL} = 4mA (74LS)				makes of the section	0.25	0.4	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN	IN, I _I = I _{IK}			†	-1.5			-1.5	V
	Input current at maximum input voltage			V _I = 5.5V			1.0				mA
l,		V _{CC} = MAX	V _I = 7.0V	D, W _A , W _B , R _A , R _B inputs						0.1	mA
				WE, RE inputs						0.2	mA
				V _I = 2.4V			40				μΑ
I _{IH}	HIGH-level input current	V _{CC} = MAX	V ₁ = 2.7V	D, W _A , W _B , R _A , R _B inputs						20	μΑ
				WE, RE inputs						40	μΑ
l _{IL}	LOW-level input current $V_{CC} = MAX$	V ₁ = 0.4	D, W _A , W _B , R _A	,		-1.6			-0.4	mA	
111.		100 11000, 1 = 0.41		WE, RE inputs			-1.6			-0.8	mA
Icc	Supply current ³ (total)	V _{CC} = MAX	V _{CC} = MAX			127	150		25	40	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

				74	74			
PARAMETER		TEST CONDITIONS	C _L = 15pF,	$C_L = 15 pF$, $R_L = 400 \Omega$		$C_L = 15pF, R_L = 2k\Omega$		
			Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation delay Read Enable to output	Waveform 1		15 30		30 30	ns	
t _{PLH} t _{PHL}	Propagation delay Read Address to output	Waveform 2		35 40		40 40	ns	
t _{PLH} t _{PHL}	Propagation delay Write Enable to output	Waveform 1		40 45		45 40	ns	
t _{PLH} t _{PHL}	Propagation delay Data to output	Waveform 1		30 45		45 35	ns	

5

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = 25°C.

^{3.} Measure I_{CC} with 4.5V applied to all Data and both Enable inputs, the Address inputs grounded and all outputs open.

74170, LS170


AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V

PARAMETER			74		74LS		
		TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W	Write enable pulse width	Waveform 3	25		25		ns
t _s	Set-up time, data to positive- going WE ^(c)	Waveform 3	10		10		ns
t _h	Hold time, data to positive- going WE ^(c)	Waveform 3	15		15		ns
ts	Set-up time, read address to negative-going WE ^(c)	Waveform 3	15		15		ns
t _h	Hold time, read address to positive-going WE ^(c)	Waveform 3	5.0		5.0		ns
t _W	Read enable pulse width	Waveform 4	25		25		ns
t _{latch}	Latch time for new data ^(d)	Waveform 5	25		25		ns

NOTES


- c. Write Address set-up time will protect the data written into the previous address. If protection of data in the previous address is not required, t_s (Write Address to WE) can be ignored, as any address selection sustained for the final 30ns of the WE pulse and during t_h (Write Address to WE) will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.
- d. Latch time is the time allowed for the internal output of the latch to assume the state of new data. This is important only when attempting to read from a location immediately after that location has received new data. This parameter is measured from the falling edge of WE to the rising edge of R_A or R_B. RE must be LOW.

AC WAVEFORMS



74170, LS170


AC WAVEFORMS (Continued)



TEST CIRCUITS AND WAVEFORMS

of Pulse Generators.

 $t_{\text{TLH}},\;t_{\text{THL}}$ Values should be less than or equal to the table



FAMILY	IN	PUT PULSE	REQUIREME	NTS		
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}	
74	3.0V	1MHz	500ns	7ns	7ns	
74LS	3.0V	1MHz	500ns	15ns	6ns	
74S	3.0V	1MHz	500ns	2.5ns	2.5ns	

entries

Signetics

Logic Products

FEATURES

- Simultaneous and independent Read and Write operations
- Expandable to 1024 words on n-bits
- 3-State outputs

DESCRIPTION

The '172 is a high-performance, 16-bit multiport register file with 3-State outputs organized as eight words of two bits each. Multiple address decoding circuitry is used so that the read and write operation can be performed independently on up to three word locations. Data can be written into two word locations through input Port ''A'' or input Port ''C'' while data is simultaneously read from both output Port ''B'' and output Port ''C''.

Port "A" is an input port which can be used to write two bits of data (D_{A0}, D_{A1}) into one of eight register locations selected by the Address inputs (A_{A0}, A_{A1}, A_{A2}) . When the Write Enable (\overline{WE}_A) input is LOW one set-up time prior to the LOW-to-HIGH transition of the Clock (CP) input, the data is written into the selected location.

74S172 Register File

16-Bit Multiple Port Register File (3-State) Product Specification

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74S172	40MHz	160mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ± 5%; T _A = 0°C to +70°C
Plastic DIP	N74S172N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74S
All	Inputs	1Sul
All	Outputs	8Sul


NOTE

A 74S unit load (Sul) is 50µA and I_{IH} -2.0mA I_{II}.


Port "B" is an output port which can be used to read two bits of data from one of eight register locations selected by the Address inputs (A_{B0} , A_{B1} , A_{B2}). When the Read Enable (\overline{RE}_B) is LOW, the selected 2-bit word appears on outputs Q_{B0} and Q_{B1} . When \overline{RE}_B is HIGH, the Q_{B0} and Q_{B1} outputs are in the HIGH impedance "off" state. The read operation is independent of the clock.

Port "C" is a read/write port that has separate Data input and Data output sections, but common Address inputs (A_{CO}, A_{C1}, A_{C2}). Data can be simultaneously written into and read from the same register location. Port "C" can be used to write data into one location while Port "A" is writing into a different location, but data cannot be written reliably into the same location simultaneously.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




74\$172

If both Ports "A" and "C" are enabled for writing into the same location during the same clock cycle, the LOW data will predominate if there is a conflict.

The register operation is essentially a masterslave flip-flop. Each master acts as a transparent D latch when selected by the "A" or "C" address and the clock and applicable write enable are LOW. The data in the master is transferred to the slave (or output section) following the LOW-to-HIGH transition of the Clock (CP). The Address inputs must be stable while the Clock and Write Enable

inputs are LOW to ensure retention of data previously written into the other locations. Any number of masters can be altered while the clock and write enable are LOW, but the new data will not be loaded into the slayes, or be available at the outputs, until the clock goes HIGH.

BLOCK DIAGRAM



WRITE MODE SELECT TABLE

OPERATING	INPUTS			ADDRESSED
MODE	CP	WE	Dn	REGISTER
Write data ^(a)	†	1	l h	L H
Hold ^(b)	1	h	X	no change

READ MODE SELECT TABLE

005047110	INPUTS		OUTPUTS
OPERATING MODE	RE	Addressed Register	
Read	L	L H	L H
Disabled	Н	Х	(Z)

- H = HIGH voltage level steady state.
- = HIGH voltage level one set-up time prior to the LOW-to-HIGH or HIGH-to-LOW
- clock transition.
 - = LOW voltage level steady state.
- = LOW voltage level one set-up time prior to
- the LOW-to-HIGH clock transition.
- X = Don't care.
- (Z) = HIGH impedance (off) state.
- = LOW-to-HIGH clock transition.
- = HIGH-to-LOW clock transition.

NOTES:

- a. The Write Address (A_A and A_C) to the "internal register" must be stable while WE and CP are LOW for conventional operation.
- The Write Enable must be HIGH before the HIGH-to-LOW clock transition to ensure that the data in the register is not changed.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	748	UNIT
V _{CC}	Supply voltage	7.0	٧
V _{IN}	Input voltage	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

		74\$			
PARAMETER		Min	Nom	Max	UNIT
Vcc	Supply voitage	4.75	5.0	5 25	٧
VIH	HIGH-level input voltage	2.0			٧
VIL	LOW-level input voltage			+0.8	٧
lık	Input clamp current		- Application of the Committee of the Co	- 12	mA
Юн	HIGH-level output current	201 W 101 101 101 101 101 101 101 101 101	ACCOUNTY OF THE PARTY AND ADDRESS OF THE PARTY	-5.2	mA
loL	LOW-level output current			20	mA
ГА	Operating free air temperature	0	and the second second second second	70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free air temperature range unless otherwise noted.)

PARAMETER			TEST CONDITIONS		745172		
		TEST COM			Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	$V_{CO} = MIN$, $V_{H1} = MIN$, $V_{II} = MAX$, $I_{OH} = MAX$		2.4		THE RESIDENCE OF THE PARTY.	٧
VOL	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V	IL = MAX, IOL = MAX			0.5	٧
VIK	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}	And and the second seco			-1.5	٧
Іохн	Off-state output current, HIGH-level voltage applied	$V_{GC} = MAX$, $V_{iH} = MIN$, $V_{IL} = MAX$, $V_O = 2.4V$				40	μΑ
lozi	Off-state output current, LOW-level voltage applied	$V_{GC} = MAX$. $V_{iH} = MIN$. $V_{IL} = MAX$, $V_{O} = 0.4V$				-40	μΑ
1	Input current at maximum input voltage	V _{CC} - MAX. V _I = 5.5V				1.0	mA
ipe	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.4V$	And a first property of the desired of the state of the s			40	μΑ
-	LOW-level input current	V _{CC} = MAX · V _I = 0.4V	CP, WEA, WEC. ACO AC2		The second secon	- 1.6	mA
		Other inputs			-0.8	mA	
los	Short-circuit output current ³	V _{GC} = MAX		18		-55	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX			160	190	mA

NOTES

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type 2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$

³ los is tested with V_{OUT} = +0.5V and V_{GC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Measure I_{GC} with all inputs at 4.5V and all outputs open

745172

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74	74S C _L = 50pF, R _L = 400Ω	
	PARAMETER	TEST CONDITIONS	C _L = 50pF,		
			Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	30		MHz
t _{PLH} t _{PHL}	Propagation delay Address (B or C) to output	Waveform 2	in the second of	30 30	ns
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1	Terrinological de considere de considere e establisses	38 38	ns
t _{PZH}	Read enable time to HIGH	Waveform 3		30	ns
t _{PZL}	Read enable time to LOW	Waveform 4	The second has had to come a many the property of the second seco	30	ns
t _{PHZ}	Disable time from HIGH	Waveform 3, C _L = 5pF		20	ns
t _{PLZ}	Disable time from LOW	Waveform 4, C _L = 5pF		20	ns

NOTE:


Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_t, t_{ft} pulse width or duty cycle


AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0V$

	DADAMETED	TEGT COMPLETIONS	748			
	PARAMETER	TEST CONDITIONS	Min Max		UNIT	
t _W	Clock pulse width	Waveform 1	25		ns	
t _s	Set-up time, write address (A or C) to negative-going clock and $\overline{\text{WE}}$	Waveform 5	15		ns	
t _h	Hold time, write address (A or C) to positive-going clock and $\overline{\text{WE}}$	Waveform 5	0		ns	
t _s (H)	Set-up time, HIGH data to clock	Waveform 5	30		ns	
t _h (H)	Hold time, HIGH data to clock	Waveform 5	0		ns	
t _s (L)	Set-up time, LOW data to clock	Waveform 5	20		ns	
t _h (L)	Hold time, LOW data to clock	Waveform 5	0		ns	
ts	Set-up time, LOW WE to positive-going clock	Waveform 6	35		ns	
t _h	Hold time, LOW WE to positive-going clock	Waveform 6	0		ns	
t _s	Set-up time, HIGH WE to negative-going clock	Waveform 6	10		ns	
t _h	Hold time, HIGH WE to positive-going clock	Waveform 6	. 0		ns	



748172





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
tpZH	Open	Closed
tezu	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

DEFINITIONS H_{L} = Load resistor to V_{CG} ; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.


D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries

Input Pulse Definition


FASAU V	INPUT PULSE REQUIREMENTS									
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}					
74	3.0V	1MHz	500ns	7ns	7ns					
74LS	3.0V	1MHz	500ns	15ns	6ns					
74S	3.0V	1MHz	500ns	2.5ns	2.5ns					

AC WAVEFORMS




 $V_M = 1.5V$ for 74 and 74S; $V_M = 1.3V$ for 74LS.

Waveform 1. Clock To Output Delays And Clock Pulse Width




V_M = 1.5V for 74 and 74S; V_M = 1.3V for 74LS.

Waveform 2. Propagation Delay Read Address to Outputs




 $V_{M} = 1.5V$ for 74 and 74S; $V_{M} = 1.3V$ for 74LS.

Waveform 3. 3-state Enable Time To High Level And Disable Time From High Level




 $V_M = 1.5V$ for 74 and 74S; $V_M = 1.3V$ for 74LS.

Waveform 4. 3-state Enable Time To Low Level And Disable Time From Low Level



 $V_M=1.5V\ \ \text{for}\ \ 74\ \ \text{and}\ \ 74S,\ \ V_M=1.3V\ \ \text{for}\ \ 74LS.$ The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 5. Set-up And Hold Times Write Address And Data To Write Enable



 $\label{eq:VM} V_{M}=1.5V \mbox{ for 74 and 74S; } V_{M}=1.3V \mbox{ for 74LS.}$ The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 6. Write Enable Set-up Time And Hold Times

5

Signetics

74173, LS173 Flip-Flops

Quad D-Type Flip-Flop With 3-State Outputs Product Specification

Logic Products

FEATURES

- Edge-triggered D-type register
- Gated Input enable for hold ''do nothing'' mode
- · 3-State output buffers
- Gated output enable control
- Pin compatible with the 8T10 and DM8551

DESCRIPTION

The '173 is a 4-bit parallel load register with clock enable control, 3-State buffered outputs and master reset. When the two Clock Enable (\overline{E}_1 and \overline{E}_2) inputs are LOW, the data on the D inputs is loaded into the register synchronously with the LOW-to-HIGH Clock (CP) transition. When one or both \overline{E} inputs are HIGH one set-up time before the LOW-to-HIGH clock transition, the register will retain the previous data. Data inputs and Clock Enable inputs are fully edge triggered and must be stable only one setup time before the LOW-to-HIGH clock transition.

The Master Reset (MR) is an active HIGH asynchronous input. When the MR is HIGH, all four flip-flops are reset (cleared) independently of any other input condition.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74173	35MHz	50mA
74LS173	50MHz	20mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74173N, N74LS173N
Plastic SO-16	N74LS173D
Plastic SOL-16	CD7186D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
All	Inputs	1ul	1LSul
All	Outputs	10ul	30LSul


NOTE:

Where a 74 unit load (uI) is understood to be $40\mu A$ I_{IH} and – 1.6mA I_{IL} and a 74LS unit load (LSuI) is $20\mu A$ I_{IH} and –0.4mA I_{IL} .


The 3-State output buffers are controlled by a 2-input NOR gate. When both Output Enable $(\overline{OE}_1$ and $\overline{OE}_2)$ inputs are LOW, the data in the register is presented at the Q outputs. When one or both \overline{OE} inputs is HIGH, the outputs are

forced to a HIGH impedance "off" state. The 3-State output buffers are completely independent of the register operation; the \overline{OE} transition does not affect the clock and reset operations.


PIN CONFIGURATION




LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



LOGIC DIAGRAM



MODE SELECT - FUNCTION TABLE

DECICIED COEDATING MODES		INPUTS					
REGISTER OPERATING MODES	MR	CP	Ē ₁	Ē₂	Dn	Q _n (Register)	
Reset (clear)	н	Х	Х	Х	Х	L	
Parallel load	L L	†	l	I I	l h	L H	
Hold (no change)	L L	X X	h X	X h	X X	q _n q _o	

O CTATE PUEEED OPERATING MODES	INPUTS		OUTPUTS	
3-STATE BUFFER OPERATING MODES	Q _n (Register)	ŌE ₁	ŌĒ ₂	Q ₀ , Q ₁ , Q ₂ , Q ₃
Read	L	L	L	L
	H	L	L	H
Disabled	X	H	X	(Z)
	X	X	H	(Z)

H = HIGH voltage level.

n = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.

_ = LOW voltage level.

⁼ LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.

¹n = Lower case letters indicate the state of the referenced input (or output) on set-up time prior to the LOW-to-HIGH clock transition.

^{(=} Don't care.

Z) = HIGH impedance "off" state.

1 = LOW-to-HIGH clock transition.

Flip-Flops

74173, LS173

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	٧
IIN	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETER		74			74LS		
	PARAMETER		Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			2.0			V
VIL	LOW-level input voltage			+0.8			+0.8	V
lik	Input clamp current			-12			-18	mA
Юн	HIGH-level output current			5.2			-2.6	mA
lou	LOW-level output current			16			24	mA
TA	Operating free-air temperature	0		70	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

						74173			74LS173	3	
	PARAMETER	TEST	CONDITIC	ONS'	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN, V_{IH}$ $V_{IL} = MAX, I_{OH}$			2.4			2.4	3.1		٧
	POPMENT PLANT OF A LOCATE TO SECURE OF LAND OF THE RESIDENCE AND A SECURE OF THE SECUR	V _{CC} = MIN,	lot =	MAX			0.4		0.35	0.5	٧
V _{OL}	LOW-level output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$							0.25	0.4	٧
Vik	Input clamp voltage	V _{CC} = MIN, I ₁ =	$V_{CC} = MIN, I_1 = I_{IK}$				1.5			-1.5	٧
	Off-state output current,	V _{CC} = MAX,	V _{CC} = MAX,				40				μΑ
IOZH	HIGH-level voltage applied	V _{IH} = MIN		$V_0 = 2.7V$						20	μΑ
lozL	Off-state output current, LOW-level voltage applied	V _{CC} = MAX, V _{II}	+ = MIN, \	V _O = 0.4V			40			-20	μΑ
1	Input current at maximum	V - 111		V ₁ = 5.5V			1.0				mA
l,	input voltage	V _{CC} = MAX		V _I = 7.0V						0.1	mA
	HICH lovel input ourrent	V MAY		V ₁ = 2.4V			40				μΑ
ΉΗ	HIGH-level input current	V _{CC} = MAX		$V_1 = 2.7V$						20	μΑ
IIL	LOW-level input current	V _{CC} = MAX, V _I	$V_{CC} = MAX$, $V_1 = 0.4V$				-1.6			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX	V _{CC} = MAX		-30		-70	-30		-130	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX				50	72		20	30	mA

NOTES

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_{A} = 25°C.

^{3.} los is tested with V_{OUT} = +0.5V, and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should no exceed one second.

^{4.} Measure I_{CC} with MR grounded following momentary connection to 4.5V, \overline{OE}_2 , \overline{E}_1 , \overline{E}_2 and all Data inputs grounded, CP and \overline{OE}_1 at 4.5V, and all outputs oper

Flip-Flops

74173, LS173

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			7	4	74	LS	
PARAMETER		TEST CONDITIONS	$C_L = 50 pF$, $R_L = 400 \Omega$		C _L = 45pF,	$R_L = 667\Omega$	UNIT
			Min	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	25		30		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		43 31		25 30	ns
t _{PHL}	Propagation delay, MR to output	Waveform 4		27		35	ns
t _{PZH}	Output enable to HIGH level	Waveform 2		30		23	ns
t _{PZL}	Output enable to LOW level	Waveform 3		30		27	ns
t _{PHZ}	Output disable from HIGH level	Waveform 2, C _L = 5pF		14		17	ns
t _{PLZ}	Output disable from LOW level	Waveform 3, C _L = 5pF		20		17	ns

NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_{fr} pulse width or duty cycle


AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0 V$

		TEGT COMPLETIONS	7	' 4	74	LS	
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W (CP)	Clock pulse width	Waveform 1	20		20		ns
t _W (MR)	MR pulse width	Waveform 4	20		20		ns
t _s (D)	Set-up time, data to clock	Waveform 5	10		17		ns
t _h (D)	Hold time, data to clock	Waveform 5	10		0		ns
t _s (Ē)	Set-up time, enable to clock	Waveform 5	17		35		ns
t _h (Ē)	Hold time, enable to clock	Waveform 5	2		0		ns
t _{rec} (MR)	Recovery time, Master Reset to clock	Waveform 4	10		17		ns

5

Flip-Flops 74173, LS173


AC WAVEFORMS




Flip-Flops

74173. LS173

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
t _{PZL}	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

		J
t _{PZH}	Open	Closed
tpzL	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed
DEFINITIONS		L

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

CL = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT}

of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

t_{TLH}, t_{THL} Values should be less than or equal to the table

entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS					
FAMILT	Amplitude	Rep. Rate	Pulse Width	tTLH	tTHL	
74	3.0V	1MHz	500ns	7ns	7ns	
74LS	3.0V	1MHz 500ns		15ns	6ns	
74S	3.0V	1MHz	500ns	2.5ns	2.5ns	

Signetics

74174, LS174, S174 Flip-Flops

Hex D Flip-Flops
Product Specification

Logic Products

FEATURES

- Six edge-triggered D-type flipflops
- Three speed-power ranges available
- Buffered common clock
- Buffered, asynchronous Master Reset

DESCRIPTION

The '174 has six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the $\overline{\text{MR}}$ input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

ТҮРЕ	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74174	35MHz	45mA
74LS174	40MHz	16mA
74S174	110MHz	90mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C	
Plastic DIP	N74174N, N74LS174N, N74S174N	
Plastic SO-16	N74LS174D, N74S174D	

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74S	74LS
All	Inputs	1ul	1Sul	1LSul
Q ₀ – Q ₅	Outputs	10ul	10Sul	10LSul


NOTE

Where a 74 unit load (ul) is understood to be $40\mu A$ $I_{|H}$ and -1.6mA $I_{|L}$, a 74S unit load (Sul) is $50\mu A$ $I_{|H}$ and -2.0mA $I_{|L}$, and 74LS unit load (LSul) is $20\mu A$ $I_{|H}$ and -0.4mA $I_{|L}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Flip-Flops

74174, LS174, S174

LOGIC DIAGRAM



FUNCTION TABLE

OPERATING		INPUTS				
MODE	MR	СР	Dn	Qn		
Reset (clear)	L	Х	Х	L		
Load "1") н	1	h	н		
Load "0"	Н	1 1	1	L		

H = HIGH voltage level steady state

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level steady state. I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.

X = Don't care.

1 = LOW-to-HIGH clock transition.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	748	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	V
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	V 7
l _{IN}	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETED		74		74LS			74S	74S		
	PARAMETER	Min Nom Max	Max	Min	Nom	Max	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+ 0.8			+0.8	٧
lik	Input clamp current			-12			-18			-18	mA
ОН	HIGH-level output current			-800			-400			-1000	μΑ
loL	LOW-level output current	2		16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

Product Specification

Flip-Flops

74174, LS174, S174

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1		74174			74LS17	4		74S174		
	PARAMETER	TEST CONDITIONS ¹		Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN, V_{IL} = MAX,$ $I_{OH} = MAX$	_{iH} = MIN,	2.4	3.4		2.7	3.4		2.7	3.4		٧
	LOW-level	V _{CC} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5			0.5	٧
V _{OL} output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = 4mA (74LS)					0.25	0.4				٧	
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				-1.5			-1.5			-1.2	٧
	Input current at	.,	V _I = 5.5V			1.0						1.0	mA
l ₁	maximum input voltage	V _{CC} = MAX	V _I = 7.0V						0.1				mA
	HIGH-level input	V _{CC} = MAX	V _I = 2.4V			40							μΑ
Ін	current	V _{CC} = MAX	V ₁ = 2.7V						20			50	μΑ
	LOW-level input	V _{CC} = MAX	V _I = 0.4V			-1.6			-0.4				mA
I _{IL}	current	V _{CC} = MAX	V _I = 0.5V									-2.0	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-57	-20		-100	-40		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX	THE CONTRACTOR OF THE CONTRACT		45	65		16	26		90	144	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. I_{CC} is measured after a momentary ground, then 4.5V is applied to Clock, with 4.5V applied to all Data and MR inputs and all outputs open.

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER			7	'4	74LS		74S		
		TEST CONDITIONS	C_L = 15pF, C_L = 15pF, R_L = 400 Ω R_L = 2k Ω		$C_L = 15pF,$ $R_L = 280\Omega$		UNIT		
			Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	25		30		75		MHz
t _{PLH}	Propagation delay Clock to output	Waveform 1	annand statement of course with the	30 35		30 30		13 17	ns
t _{PHL}	Propagation MR delay to output	Waveform 3		35		35		22	ns

NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r , t_f , pulse width or duty cycle.


Flip-Flops

74174, LS174, S174

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

DADAMETED		TEGT COMPLIANC	74		74LS		74S		UNIT
	PARAMETER	TEST CONDITIONS	Min Max Min Max	Max	Min	Max	ONT		
t _W (L)	Clock pulse width (LOW)	Waveform 1	20		20		7.0		ns
t _W	Master Reset pulse width	Waveform 3	20		20		10		ns
t _s	Set-up time, data to CP	Waveform 2	20		20		5.0		ns
t _h	Hold time, data to CP	Waveform 2	5		5		3.0		ns
t _{rec}	Recovery time, MR to CP	Waveform 3	25		25		5.0		ns

AC WAVEFORMS





5

Flip-Flops

74174, LS174, S174

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DECIMITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

Signetics

74175, LS175, S175 Flip-Flops

Quad D Flip-Flop Product Specification

Logic Products

FEATURES

- Four edge-triggered D flip-flops
- Three speed-power ranges available
- Buffered common clock
- Buffered, asynchronous Master Reset

DESCRIPTION

The '175 is a quad, edge-triggered D-type flip-flop with individual D inputs and both Q and \overline{Q} outputs. The common buffered Clock (CP) and Master Reset (\overline{MR}) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All Q outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the $\overline{\text{MR}}$ input. The device is useful for applications where both true and complement outputs are required, and the Clock and Master Reset are common to all storage elements.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74175	35MHz	30mA
74LS175	40MHz	11mA
74S175	110MHz	60mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74175N, N74LS175N, N74S175N
Plastic SO-16	N74LS175D, N74S175D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	748	74LS
All	Inputs	1ul	1Sul	1LSul
All	Outputs	10ul	10Sul	10LSul


NOTE:

Where a 74 unit load (uI) is understood to be $40\mu A~l_{|H}$ and $-1.6mA~l_{|L}$, a 74S unit load (SuI) is $50\mu A~l_{|H}$ and $-2.0mA~l_{|L}$, and a 74LS unit load (LSuI) is $20\mu A~l_{|H}$ and $-0.4mA~l_{|L}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Flip-Flops

74175, LS175, S175

LOGIC DIAGRAM



MODE SELECT - FUNCTION TABLE

OPERATING		INPUTS		OUTPUTS		
MODE	MR	СР	D _n	Qn	$\overline{\mathbf{Q}}_{n}$	
Reset (clear) Load ''1'' Load ''0''	L H H	X ↑ ↑	X h I	L H L	H L H	

H = HIGH voltage level steady state.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	7 4 S	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	V
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to $+5.5$	V
IIN	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

	PARAMÉTER		74		74LS 74S				UNIT		
	PARAMETER	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	UNII
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8			+0.8	٧
I _{IK}	Input clamp current			-12			-18			-18	mΑ
Юн	HIGH-level output current			-800			-400			-1000	μΑ
l _{OL}	LOW-level output current			16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level steady state.

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.

X = Don't care.

↑ = LOW-to-HIGH clock transition.

Flip-Flops

74175, LS175, S175

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1		74175			74LS17	5	74S175			
	PARAMETER	TEST CO	NDITIONS ¹	Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX		2.4	3.4		2.7	3.4		2.7	3.4		٧
	LOW-level	V _{CC} = MIN,	I _{OL} = MAX		0.2	0.4		0.35	0.5			0.5	٧
V _{OL}	output voltage	V _{IH} = MIN, V _{IL} = MAX	I _{OL} = 4mA (74LS)					0.25	0.4			-1.2 V	
VIK	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5			-1.5			-1.2	٧
	Input current at		V _I = 5.5V			1.0						1.0	mA
l _i	maximum input voltage	V _{CC} = MAX	V ₁ = 7.0V						0.1				mA
	HIGH-level input	V - MAY	V ₁ = 2.4V			40		-					μΑ
Ιн	current	V _{CC} = MAX	V _I = 2.7V						20			0.5 -1.2 1.0 -2.0 -100	μА
	LOW-level input	V - 144V	V _I = 0.4V			-1.6			-0.4				mA
l _{IL}	current	V _{CC} = MAX	V _I = 0.5V									-2.0	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-57	-20		-100	-40		-100	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX			30	45		11	18		60	96	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

	PARAMETER		7	74 74LS 74S		4 S			
		TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	, R _L = 2k Ω	C _L = 15pF,	$R_L = 280\Omega$	UNIT
			Min	Max	Min	Max	Min	Max	i I
f _{MAX}	Maximum clock frequency	Waveform 1	25		30		75		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to outputs	Waveform 1		30 35		25 25		12 17	ns
t _{PLH}	Propagation delay	Waveform 3		25 35		30 30		15 22	ns

NOTE

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.


^{3.} Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} With all outputs open and 4.5V applied to all Data and Master Reset inputs, I_{CC} is measured after a momentary ground, then 4.5V is applied to clock.

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			7	74 74LS 74S		4 S			
PARAMETER		TEST CONDITIONS	Min	Max	Min Max	Min	Max	UNIT	
t _W	Clock pulse width	Waveform 1	20		20		7		ns
t _W	Master Reset pulse width	Waveform 3	20		20		10		ns
t _s (H)	Set-up time, HIGH data to CP	Waveform 2	20	-	20		5		ns
t _h (H)	Hold time, HIGH data to CP	Waveform 2	5		5		3		ns
t _s (L)	Set-up time, LOW data to CP	Waveform 2	20		20		5		ns
t _h (L)	Hold time, LOW data to CP	Waveform 2	5		5		3		ns
t _{rec}	Recovery time, MR to CP	Waveform 3	25		25		5		ns


AC WAVEFORMS




Flip-Flops

74175, LS175, S175

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = Termination$ resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mathsf{TLH}},\ t_{\mathsf{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

	FAMILY	IN	PUT PULSE	REQUIREME	NTS	
	· Amici	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}
	74	3.0V	1MHz	500ns	7ns	7ns
ſ	74LS	3.0V	1MHz	500ns	15ns	6ns
	74S	3.0V	1MHz	500ns	2.5ns	2.5ns

Signetics

74180 Parity Generator/Checker

9-Bit Odd/Even Parity Generator/Checker Product Specification

Logic Products

FEATURES

- Word length easily expanded by cascading
- · Generate even or odd parity
- · Checks for parity errors
- See '280 for faster parity checker

DESCRIPTION

The '180 is a 9-bit parity generator or checker commonly used to detect errors in high speed data transmission or data retrieval systems. Both Even and Odd parity enable inputs and parity outputs are available for generating or checking parity on 8-bits.

True active-HIGH or true active-LOW parity can be generated at both the Even and Odd outputs. True active-HIGH parity is established with Even Parity enable input ($P_{\rm E}$) set HIGH and the Odd Parity enable input ($P_{\rm O}$) set LOW. True active-LOW parity is established when $P_{\rm E}$ is LOW and $P_{\rm O}$ is HIGH. When both enable inputs are at the same logic level, both outputs will be forced to the opposite logic level.

Parity checking of a 9-bit word (8 bits plus parity) is possible by using the two

TYPE	TYPICAL PROPAGATION DELAY, $P_O = 0V$	TYPICAL SUPPLY CURRENT
74180	36ns	34mA

ORDERING CODE

PACKAGES Plastic DIP	COMMERCIAL RANGE V _{CC} = 5V ± 5%; T _A = 0°C to +70°C
Plastic DIP	N74180N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
I _O – I ₇	Data inputs	1ul
P _E , P _O	Parity inputs	2ul
$\Sigma_{E},\ \Sigma_{O}$	Parity outputs	10ul


NOTE

A 74 unit load (ul) is understood to be $40\mu\text{A}$ I_{IH} and -1.6mA I_{IL}.


enable inputs plus an inverter as the ninth data input. To check for true active-HIGH parity, the ninth data input is tied to the $P_{\rm O}$ input and an inverter is connected between the $P_{\rm O}$ and $P_{\rm E}$ inputs. To check for true active-LOW parity, the ninth data input is tied to the $P_{\rm E}$ input and an inverter is connected between the $P_{\rm E}$ and $P_{\rm O}$ inputs.

Expansion to larger word sizes is accomplished by serially cascading the '180 in 8-bit increments. The Even and Odd parity outputs of the first stage are connected to the corresponding $P_{\rm E}$ and $P_{\rm O}$ inputs, respectively, of the succeeding stage.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



853-0539 81502

LOGIC DIAGRAM



FUNCTION TABLE

INPU	INPUTS					
Number of HIGH Data Inputs (I ₀ – I ₇)	PE	Po	Σε	Σο		
Even Odd	H H	L	H	L H		
Even Odd	L	H	L H	H L		
× ×	H	Н	L H	L H		

H = HIGH voltage level

5

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETED		74			
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	V	
V _{IH}	HIGH-level input voltage	2.0			V	
V _{IL}	LOW-level input voltage			+0.8	V	
l _{IK}	Input clamp current			-12	mA	
Іон	HIGH-level output current			-800	μΑ	
loL	LOW-level output current		THE RESERVE OF THE PERSON OF T	16	mA	
TA	Operating free-air temperature	0		70	°C	

L = LOW voltage level

X = Don't care

Parity Generator/Checker

74180

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					74180		
	PARAMETER	TEST	TEST CONDITIONS ¹			Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = M V _{IL} = MAX, I _{OH} = M	2.4	3.3		v	
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IH} = N	MIN, VIL = MAX, IOL = MAX		0.2	0.4	V
VIK	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$			-1.5	V	
l _l	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 5$			1.0	mA	
,		V _{CC} = MAX,	I _O - I ₇ inputs			40	μΑ
Ιн	HIGH-level input current	V _I = 2.4V	P _E , P _O inputs			80 µA	μΑ
	10041	V _{CC} = MAX,	I _O – I ₇ inputs			-1.6	mA
HL	LOW-level input current	V _I = 0.4V	P _{OE} , P _O inputs			-3.2	mA
los	Short-circuit output current ³	V _{CC} = MAX	•	-18		-55	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX		34	56	mA	

NOTES:

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			;		
	Data to even output Propagation delay Data to odd output Propagation delay Data to even output Propagation delay Propagation delay	TEST CONDITIONS	C _L = 15pF,	UNIT	
			Min	Max	
t _{PLH} t _{PHL}		Waveforms 1 & 2, P _O = 0V		60 68	ns
t _{PLH} t _{PHL}		Waveforms 1 & 2, P _O = 0V		48 38	ns
t _{PLH} t _{PHL}	. •	Waveforms 1 & 2, P _E = 0V		48 38	ns
t _{PLH} t _{PHL}		Waveforms 1 & 2, P _E = 0V		60 68	ns
t _{PLH} t _{PHL}	Propagation delay P _E or P _O to output	Waveform 1		20 10	ns

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.


^{3.} Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Measure I_{CC} with P_{E} and P_{O} inputs at 4.5V, all other inputs and outputs open.


Parity Generator/Checker

74180

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



Signetics

74181, LS181, S181 Arithmetic Logic Units

4-Bit Arithmetic Logic Unit Product Specification

Logic Products

FEATURES

- Provides 16 arithmetic operations: ADD, SUBTRACT, COMPARE, DOUBLE, plus 12 other arithmetic operations
- Provides all 16 logic operations of two variables: Exclusive-OR, Compare, AND, NAND, NOR, OR, plus 10 other logic operations
- Full lookahead carry for highspeed arithmetic operation on long words

DESCRIPTION

The '181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S_0-S_3) and the Mode Control Input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74181	22ns	91mA
74LS181	22ns	21mA
74S181	11ns	120mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74181N, N74LS181N, N74S181N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74S	74LS
Mode	Input	1ul	1Sul	1LSul
Ā or B	Inputs	3ul	3Sul	3LSul
S	Inputs	4ul	4Sul	4LSul
Carry	Input	5ul	5Sul	5LSul
$F_0 - F_3$, = B, C_{n+4}	Outputs	10ul	10Sul	10LSul
G	Output	10ul	10Sul	40LSul
P	Output	10ul	10Sul	20LSul


NOTE:

Where a 74 unit load (ul) is understood to be 40 μ A I $_{lH}$ and -1.6mA I $_{lL}$, a 74S unit load (Sul) is 50 μ A I $_{lH}$ and -2.0mA I $_{lL}$, and 74LS unit load (LSul) is 20 μ A I $_{lH}$ and -0.4mA I $_{lL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



74181, LS181, S181

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control Input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the Cn+4 output, or for carry lookahead between packages using the signals P (Carry Propagate) and G (Carry Generate). P and G are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output (Cn + 4) signal to the Carry input (Cn) of the next unit. For high-speed operation the device is used in conjunction with the

'182 carry lookahead circuit. One carry lookahead package is required for each group of four '181 devices. Carry lookahead can be provided at various levels and offers highspeed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four \bar{F} outputs are HIGH and can be used to indicate logic equivalence over 4 bits when the unit is in the subtract mode. The A = B output is open collector and can be wired-AND with other A = B outputs to give a comparison for more than 4 bits. The A = B signal can also be used with the $C_{\rm D+A}$ signal to indicate A > B and A < B.


The Function Table lists the arithmetic operations that are performed without a carry in. An

incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied.

Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus, a carry is generated when there is no underflow and no carry is generated when there is underflow.

As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

LOGIC DIAGRAM



5-351


MODE SELECT - FUNCTION TABLE

	ODE SELE	ECT INPUT	s	ACTIVE HIGH INPUTS & OUTPUTS				
S ₃	S ₂	S ₁	S ₀	Logic (M = H)	Arithmetic** (M = L) (C _n = H)			
L	Ĺ	L	L	Ā	A			
L	L	L	н	A + B	A + B			
L	L	н	L	ĀB	A + B			
L	L	Н	н	Logical 0	minus 1			
L	н	L	L	ĀB	A plus AB			
L	Н	L	н	B	(A + B) plus AB			
L	Н	Н	L	A⊕B	A minus B minus 1			
L	Н	н	Н	ΑB	AB minus 1			
Н	L	L	L	Ā + B	A plus AB			
Н	L	L	Н	A⊕B	A plus B			
Н	L	н	L	В	(A + B) plus AB			
Н	L	н	Н	AB	AB minus 1			
Н	н	L	L	Logical 1	A plus A*			
Н	н	L	Н	A + B	(A + B) plus A			
н	Н	н	L	A + B	(A + B) plus A			
Н	н	Н	Н	Α	A minus 1			

N	ODE SELE	ECT INPUT	S	ACT	IVE LOW INPUTS & OUTPUTS
S ₃	S ₂	S ₁	S ₀	Logic (M = H)	Arithmetic** (M = L) (C _n = L)
L	L	L	L	Ā	A minus 1
L	L	L	н	AB	AB minus 1
L	L	Н	L	Ā + B	AB minus 1
L	L	н	н	Logical 1	minus 1
L	н	L	L	A + B	A plus (A + B)
L	Н	L	Н	B	AB plus (A + B)
L	н	н	L	A⊕B	A minus B minus 1
L	н	н	н	A + B	A + B
н	L	L	L	ĀB	A plus (A + B)
Н	L	L	н	A⊕B	A plus B
н	L	н	L	В	AB (A + B)
н	L	н	н	A + B	A + B
Н	н	L	L	Logical 0	A plus A*
н	Н	L	н	AB	AB plus A
н	Н	н	L	AB	AB plus A
Н	н	Н	Н	A	A

L = LOW voltage

^{**}Arithmetic operations expressed in 2s complement notation.



H = HIGH voltage level

^{*}Each bit is shifted to the next more significant position.

74181, LS181, S181

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	V
V_{IN}	Input voltage	-0.5 to +5.5	-0.5 to +5.5	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to $+V_{CC}$	٧
TA	Operating free-air temperature range		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74			74LS			748		
	PARAMETER	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			2.0			2.0			٧
V _{IL}	LOW-level input voltage			+ 0.8			+ 0.8			+0.8	٧
lik	Input clamp current	-		-12			-18			-18	mA
Юн	HIGH-level output current			-800			-400			-1000	μΑ
loL	LOW-level output current			16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

SUM MODE TEST TABLE I

FUNCTION INPUTS: $S_0 = S_3 = 4.5V$, $S_1 = S_2 = M = 0V$

	MOUT IMPED TEST	OTHER INPL	IT, SAME BIT	OTHER DA	TA INPUTS	OUTPUT UNDER
PARAMETER	INPUT UNDER TEST	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	TEST
t _{PLH} t _{PHL}	Āi	\overline{B}_{i}	None	Remaining Ā and B	C _n	F _i
t _{PLH} t _{PHL}	B _i	Ā _i	None	Remaining Ā and B	C _n	Fi
t _{PLH} t _{PHL}	Āi	B̄ _i	None	None	Remaining Ā and B, C _n	P
t _{PLH} t _{PHL}	Ē₁	Ā	None	None	Remaining Ā and B̄, C _n	P
t _{PLH} t _{PHL}	Āi	None	B _i	Remaining B	Remaining Ā, C _n	G
t _{PLH} t _{PHL}	B _i	None	Āi	Remaining B	Remaining \overline{A} , C_n	G
t _{PLH} t _{PHL}	Āi	None	B _i	Remaining B	Remaining Ā, C _n	C _{n + 4}
t _{PLH} t _{PHL}	B _i	None	Āi	Remaining B	Remaining Ā, C _n	C _{n + 4}
t _{PLH} t _{PHL}	C _n	None	None	All Ā	All B	Any F or C _{n+4}

74181, LS181, S181

DIFF MODE TEST TABLE II

FUNCTION INPUTS: $S_0 = S_3 = 4.5V$, $S_1 = S_2 = M = 0V$

DADAMETED	MAIN INDER TEAT	OTHER INPU	T, SAME BIT	OTHER DA	TA INPUTS	OUTPUT UNDER
PARAMETER	INPUT UNDER TEST	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	TEST
t _{PLH} t _{PHL}	Āi	None	None \overline{B}_i		Remaining B, C _n	Fi
t _{PLH} t _{PHL}	Bi	Ā	None	Remaining Ā	Remaining B, C _n	Fi
t _{PLH} t _{PHL}	Āi	None	B _i	None	Remaining Ā and B, C _n	P
t _{PLH} t _{PHL}	Bi	Āi	None	None	Remaining Ā and B, C _n	P
t _{PLH} t _{PHL}	Āi	ĪB _i	None	None	Remaining Ā and B, C _n	G
t _{PLH} t _{PHL}	Bi	None	Āi	None	Remaining Ā and B, C _n	G
t _{PLH} t _{PHL}	Ā	None	B _i	Remaining Ā	Remaining B, C _n	A = B
t _{PLH} t _{PHL}	Bi	Ā _i	None	Remaining Ā	Remaining B, C _n	A = B
t _{PLH} t _{PHL}	Ā _i	B̄ _i	None	None	Remaining Ā and B, C _n	C _{n + 4}
t _{PLH} t _{PHL}	<u>B</u> i	None	Ā _i	None	Remaining Ā and B, C _n	C _{n + 4}
t _{PLH}	Cn	None	None	All Ā and B	None	Any F or C _{n + 4}

LOGIC MODE TEST TABLE III

	INPUT UNDER	OTHER INPU	T, SAME BIT	OTHER DATA INPUTS		OUTPUT	FUNCTION
PARAMETER	TEST	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	UNDER TEST	INPUTS
t _{PLH} t _{PHL}	Ā _i	B _i	None	None	Remaining Ā and B, C _n	F,	$S_1 = S_2 = M = 4.5V$ $S_0 = S_3 = 0V$
t _{PLH} t _{PHL}	B _i	Āi	None	None	Remaining Ā and B, C _n	Fi	$S_1 = S_2 = M = 4.5V$ $S_0 = S_3 = 0V$

74181, LS181, S181

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST CONDITIONS ¹			74181			74LS181		74S181			UNIT	
	PARAMETER			Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNII	
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN,$ $V_{IH} = MIN,$ $V_{IL} = MAX,$ $I_{OH} = MAX$	Any outpu A = B	t except	2.4	3.4		2.7	3.4		2.7	3.4		V
	anna di Balda dina 1999 (1996). Pelain na di Balta ya kata Piliba kana da kata ya kata ya kata kata di kata ka		I _{OL} = MAX All outputs	3		0.2	0.4		0.35	0.5			0.5	٧
	LOW-level	V _{CC} = MIN,	I _{OL} = 4mA	THE REAL PROPERTY OF THE PARTY					0.25	0.4				٧
VOL	output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = 16m/ G output	4					0.47	0.7				٧
			I _{OL} = 8mA P output						0.35	0.5				٧
V _{IK}	Input clamp voltage	V _{CC} = MIN,	I _I = I _{IK}				-1.5			-1.5			-1.2	٧
			Mode inpu	ıt			1.0			0.1			1.0	mΑ
l _i	Input current at maximum input	mum input $V_{CC} = MAX$	Ā or B inputs				1.0			0.3			1.0	mA
	voltage		S inputs				1.0			0.4			1.0	mA
na Wilainia a di Sanca			Carry input				1.0			0.5			1.0	mA
	·		V ₁ = 2.4V	Mode input A or B inputs			120							μA μA
				S inputs			160			ļ				μΑ
	HIGH-level input			Carry input			200						-	μΑ
lін	current	V _{CC} = MAX	44-798	Mode input	 		-	 		20			50	μΑ
			V _I = 2.7V	Ā or B						60			150	μΑ
				S inputs						80			200	μΑ
				Carry input						100			250	μΑ
				Mode input			-1.6			-0.4				mA
			V ₁ = 0.4V	Ā or B inputs			-4.8			-1.2				mA
				S inputs			-6.4			-1.6				mA
IIL	LOW-level input	V _{CC} = MAX		Carry input			-8			-2				mA
11.	current	1.00		Mode input			L						-2	mA
			V _I = 0.5V	Commence of the commence of th									-6	mA
				S inputs			ļ						-8	mA
				Carry input			<u> </u>				<u> </u>		-10	mA
Юн	HIGH-level output current	A = B only					250			100			250	μΑ
los	Short-circuit output current ³	V _{CC} = MAX A = B	Any outpu	t except	-18		-57	-15		-100	-40		-100	mA
Icc	Supply current ⁴	V _{CC} = MAX		Note 4a		88	140		20	34		120	220	mA
	(total)			Note 4b		94	150		21	37		120	220	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} I_{CC} is measured with the following conditions: a. S_O through S₃, M, and A inputs are at 4.5V, other inputs grounded, all outputs open. b. S₀ through S₃ and M inputs are at 4.5V, other inputs grounded, all outputs open.


74181, LS181, S181

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V


			7	4	74	LS	7-	4S	
PARAMETER		TEST CONDITIONS	$C_L = 15pF$ $R_L = 400\Omega$		$C_L = 15pF$ $R_L = 2k\Omega$		$C_L = 15pF$ $R_L = 280\Omega$		UNIT
			Min	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay C_n to C_{n+4}	M = 0V, Sum or Diff Mode see Waveform 2 and Tables I & II		18 19		27 20		10.5 10.5	ns
t _{PLH} t _{PHL}	Propagation delay C _n to F outputs	M = 0V, Sum or Diff Mode see Waveform 2 and Tables I & II		19 18		26 20		12 12	ns
t _{PLH} t _{PHL}	Propagation delay Ā or B inputs to G output	$M = S_1 = S_2 = 0V$, $S_0 = S_3 = 4.5V$ Sum Mode, see Waveform 2 and Table I		19 19		29 23		12 12	ns
t _{PLH} t _{PHL}	Propagation delay Ā or B inputs to G output	$M = S_0 = S_3 = 0V$, $S_1 = S_2 = 4.5V$ Diff Mode, see Waveform 3 and Table II		25 25		32 32		15 15	ns
t _{PLH} t _{PHL}	Propagation delay Ā or B inputs to P output	$M = S_1 = S_2 = 0V$, $S_0 = S_3 = 4.5V$ Sum Mode, see Waveform 2 and Table I		19 25		30 30		12 12	ns
t _{PLH} t _{PHL}	Propagation delay Ā or B inputs to P output	$M = S_0 = S_3 = 0V$, $S_1 = S_2 = 4.5V$ Diff Mode, see Waveform 3 and Table II		25 25		30 33		15 15	ns
t _{PLH} t _{PHL}	Propagation delay \overline{A}_i or \overline{B}_i inputs to \overline{F}_i outputs	$M = S_1 = S_2 = 0V$, $S_0 = S_3 = 4.5V$ Sum Mode, see Waveform 2 and Table I		42 32		32 20		16.5 16.5	ns
t _{PLH} t _{PHL}	Propagation delay \overline{A}_i or \overline{B}_i inputs to \overline{F}_i outputs	$M = S_0 = S_3 = 0V$, $S_1 = S_2 = 4.5V$ Diff Mode, see Waveform 3 and Table II		48 34		32 32		20 22	ns
t _{PLH} t _{PHL}	Propagation delay \overline{A}_i or \overline{B}_i inputs to \overline{F}_i outputs	M = 4.5V, Logic Mode see Waveform 2 and Table III	5	48 34		33 38		20 22	ns
t _{PLH} t _{PHL}	Propagation delay A or B inputs to C _{n+4} output	$M = 0V$, $S_0 = S_3 = 4.5V$, $S_1 = S_2 = 0V$ Sum Mode, see Waveform 1 and Table I		43 41		.38 38		18.5 18.5	ns
t _{PLH}	Propagation delay Ā or B inputs to C _{n+4} outputs	$M = 0V$, $S_0 = S_3 = 0V$, $S_1 = S_2 = 4.5V$ Diff Mode, see Waveform 4 and Table II		50 50		41 41		23 23	ns
t _{PLH} t _{PHL}	Propagation delay Ā or B inputs to A = B output	$M = S_0 = S_3 = 0V$, $S_1 = S_2 = 4.5V$ Diff Mode, see Waveform 3 and Table II		50 48		50 62	-	23 30	ns

74181, LS181, S181

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



Signetics

74S182 Carry Generator

Lookahead Carry Generator Product Specification

Logic Products

FEATURES

- Provides carry lookahead across a group of four ALU's
- Multi-level lookahead for highspeed arithmetic operation over long word lengths

DESCRIPTION

The '182 carry lookahead generator accepts up to four pairs of active LOW Carry Propagate $(\overline{P}_0, \overline{P}_1, \overline{P}_2, \overline{P}_3)$ and Carry Generate $(\overline{G}_0, \overline{G}_1, \overline{G}_2, \overline{G}_3)$ signals and an active HIGH Carry input (C_n) and provides anticipated active HIGH carries $(C_{n+x}, C_{n+y}, C_{n+z})$ across four groups of binary adders. The '182 also has active LOW Carry Propagate (\overline{P}) and Carry Generate (\overline{G}) outputs which may be used for further levels of lookahead.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74S182	5.8ns	69mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%; \ T_A = 0^{\circ}C \ to \ +70^{\circ}C$
Plastic DIP	N74S182N
Plastic SO-16	N74S182D

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74S
C _n	Input	1Sul
\overline{P}_3	Input	2Sul
\bar{P}_2	Input	3Sul
\overline{P}_0 , \overline{P}_1 , \overline{G}_3	Inputs	4Sul
$\overline{G}_0,\ \overline{G}_2$	Inputs	7Sul
G ₁	Input	8Sul
All	Outputs	10Sul


NOTE:

A 74S unit load (Sul) is $50\mu A\ I_{IH}$ and $-2.0mA\ I_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Carry Generator

74\$182

LOGIC DIAGRAM



The logic equations provided at the outputs

$$\begin{split} &C_{n+x} = G_0 + P_0 C_n \\ &C_{n+y} = G_1 + P_1 G_0 = P_1 P_0 C_n \\ &C_{n+z} = G_2 + P_2 G_1 + P_2 P_1 G_0 \\ &\overline{G} = \overline{G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0} \\ &\overline{P} = \overline{P_3 P_2 P_1 P_0} \end{split}$$

The '182 can also be used with binary ALU's in an active LOW or active HIGH input operand mode. The connections to and from the ALU to the carry lookahead generator are identical in both cases.

FUNCTION TABLE

	INPUTS						OL	TPUTS					
Cn	\overline{G}_0	P ₀	$\overline{\mathbf{G}}_{1}$	₽ ₁	\overline{G}_2	₽̄2	\overline{G}_3	₽3	Cn+x	C _{n+y}	C _{n+z}	G	P
Х	Н	н							L				
L	Н	X							L H				
Ĥ	L X	L							Н				
X	X	×	н	Н						L			
×	н	н	н	Х						L			
L	Н	Х	н	Х						L			
X	X	Х	L	Х						Н			
X	L X	X L	X	L						H			
			ļ							-			
X	X	X	Х	X	Н	H					L		
X	Ĥ	X	Н	H X	H	X			ĺ		L L		
Ĺ	н	X	H	x	н	x					L		
x	X	X	X	X	L	X					н		
X	Х	X	L	×	X	L			l		н		
X	L	X	X	L	X	L					Н		
Н	Х	L	X	L	X	L				ļ	Н		
	X		X	X	X	X	Н	Н				н	
	X		X	X	H	H X	H	X				H	
	Ĥ		H	×	Н	x	Н	x		1		н	
	X		X	X	X	X	L	X				L	
	X		X	X	L	X	X	L				L	
	X		L	X	X	L	X	L		}		L	
	L		×	L	X	L	X	L				L	
		Н		X		X		X					Н
		×		H X		X		X					H
		x		x		X		Ĥ					H
		Ĺ		Ĺ		Ĺ		L					Ľ

H = HIGH voltage level

L = LOW voltage level

X = Don't care

Carry Generator

745182

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74S	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
IIN	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER	Min No		Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			٧
V _{IL}	LOW-level input voltage			+ 0.8	V
lık	Input clamp current			-18	mA
Гон	HIGH-level output current			-1000	μΑ
loL	LOW-level output current			20	mA
T _A	Operating free-air temperature	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				UNIT			
PARAMETER		TEST CON	IDITIONS'	Min	Typ ²	Typ ² Max	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN,	V _{IL} = MAX, I _{OH} = MAX	2.7	3.4		٧
VoL	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN,	V _{IL} = MAX, I _{OL} = MAX			0.5	V
V _{iK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.2	V
I ₁	Input current at maximum input voltage	$V_{CC} = MAX, V_I = 5.5V$				1.0	mA
ekanizarian da araban			C _n input			50	μΑ
		$V_{CC} = MAX, V_1 = 2.7V$	P ₃ input	- au selli sur VIII es - P.		100	μΑ
l _{IH}	HIGH-level input current		P ₂ input			150	μΑ
			\overline{P}_0 , \overline{P}_1 , \overline{G}_3 inputs			200	μΑ
			\overline{G}_0 , \overline{G}_2 inputs			350	μΑ
			G ₁ input	Andrew Control of the		400	μΑ
			C _n input			-2	mA
			P ₃ input			-4	mA
	LOW level in the surrent	V 144V V 05V	P ₂ input			-6	mA
l _{IL}	LOW-level input current	$V_{CC} = MAX, V_I = 0.5V$	\overline{P}_0 , \overline{P}_1 , \overline{G}_3 inputs			-8	mA
			\overline{G}_0 , \overline{G}_2 inputs			-14	mA
			G ₁ input			-16	mA
los	Short-circuit output current ³	V _{CC} = MAX		-40		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX			69	109	mA

NOTE

5-360

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = 25°C.

^{3.} los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} I_{CC} is measured with \overline{G}_0 , \overline{G}_1 and \overline{G}_2 inputs at 4.5V, all other inputs grounded and all outputs open.


Carry Generator

745182

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V


			7		
PARAMETER		TEST CONDITIONS	C _L = 15pF	UNIT	
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay \overline{G}_n or \overline{P}_n to any C output	Waveform 1		7.0 7.0	ns
t _{PLH} t _{PHL}	Propagation delay \overline{G}_n or \overline{P}_n to \overline{G} output	Waveform 2		7.5 10.5	ns
t _{PLH} t _{PHL}	Propagation delay P _n to P output	Waveform 2		6.5 10	ns
t _{PLH} t _{PHL}	Propagation delay C _n to any C output	Waveform 2		10 10.5	ns

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS

D = Diodes are 1N916, 1N3064, or equivalent. t_{TLH} , t_{THL} Values should be less than or equal to the table



74S

3.0V

1MHz

500ns

2.5ns

2.5ns

Signetics

74190, 191, LS191 Counters

'190 Presettable BCD/Decade Up/Down Counter '191 Presettable 4-Bit Binary Up/Down Counter Product Specification

Logic Products

FEATURES

- Synchronous, reversible counting
- BCD/decade—'190
 4-bit binary—'191
- Synchronous, reversible counting
- Asynchronous parallel load capability
- Count enable control for synchronous expansion
- Single Up/Down control input

DESCRIPTION

The '190 is an asynchronously presettable up/down BCD decade counter. It contains four master/slave flip-flops with internal gating and steering logic to provide asynchronous preset and synchronous count-up and count-down operation. The '191 is similar, but is a 4-bit binary counter.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74190	25MHz	65mA
74191	25MHz	65mA
74LS191	25MHz	20mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$		
Plastic DIP	N74190N, N74191N, N74LS191N		
Plastic SOL-16	N74LS191D		

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74S
CE	Input	3ul	3LSul
Other	Inputs	1ul	1LSul
All	Outputs	10ul	10LSul


NOTE:

NOTE: Where a 74 unit load (uI) is understood to be $40\mu A~l_{IH}$ and $-1.6mA~l_{IL}$, and a 74LS unit load (LSuI) is $20\mu A~l_{IH}$ and $-0.4mA~l_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



December 4, 1985

5-362

853-0541 81500

74190, 191, LS191

Asynchronous parallel load capability permits the counter to be preset to any desired number. Information present on the parallel Data inputs $(D_0 - D_3)$ is loaded into the counter and appears on the outputs when the Parallel Load (\overline{PL}) input is LOW. As indicated in the Mode Select Table, this operation overrides the counting function.

Counting is inhibited by a HiGH level on the Count Enable ($\overline{\text{CE}}$) input. When $\overline{\text{CE}}$ is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the Clock input. The Up/Down ($\overline{\text{U}}$ /D) input signal determines the direction of counting as indicated in the Mode Select Table. The $\overline{\text{CE}}$ input may go LOW when the clock is in either state, however, the LOW-to-HIGH $\overline{\text{CE}}$ transition must occur only when the clock is HIGH. Also, the $\overline{\text{U}}$ /D input should be changed only when either $\overline{\text{CE}}$ or CP is HIGH.


Overflow/underflow indications are provided by two types of outputs, the Terminal Count (TC) and Ripple Clock (RC). The TC output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches '9' in the count-up mode for 74190,


and reaches "15" in the count-up mode for 74191/74LS191. The TC output will remain HIGH until a state change occurs, either by counting or presetting, or until \overline{U}/D is changed. Do not use the TC output as a clock signal because it is subject to decoding spikes.

The TC signal is used internally to enable the RC output. When TC is HIGH and CE is LOW, the RC follows the Clock Pulse (CP) delayed by two gate delays. The RC output essentially duplicates the LOW clock pulse width, although delayed in time by two gate delays. This feature simplifies the design of multistage counters, as indicated in Figures A and B. In Figure A. each RC output is used as the Clock input for the next higher stage. When the clock source has a limited drive capability this configuration is particularly advantageous, since the clock source drives only the first stage. It is only necessary to inhibit the first stage to prevent counting in all stages, since a HIGH signal on CE inhibits the RC output pulse as indicated in the Mode Select Table. The timing skew between state changes in the first and last stages is represented by the cumulative delay of the clock as it ripples through the preceding stages. This is a disadvantage of the configuration in some applications.


Figure B shows a method of causing state changes to occur simultaneously in all stages. The RC outputs propagate the carry/borrow signals in ripple fashion and all Clock inputs are driven in parallel. The LOW state duration of the clock in this configuration must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. Since the RC output of any package goes HIGH shortly after its CP input goes HIGH, there is no such restriction on the HIGH state duration of the clock.

In Figure C, the configuration shown avoids ripple delays and their associated restrictions. Combining the TC signals from all the preceding stages forms the \overline{CE} input signal for a given stage. An enable signal must be included in each carry gate in order to inhibit counting. The TC output of a given stage is not affected by its own \overline{CE} , therefore, the simple inhibit scheme of Figure A and B does not apply.







74190, 191, LS191



LOGIC DIAGRAM '190



LOGIC DIAGRAM '191



MODE SELECT - FUNCTION TABLE, '190, '191

	-					
			OUTPUTS			
OPERATING MODE	PL	Ū/D	CE	CP	Dn	Qn
Parallel load	L L	X	X X	X	L H	L H
Count up	Н	L	ı	1	Х	count up
Count down	н	Н	ı	1	- X	count down
Hold "do nothing"	Н	Х	Н	Х	Х	no change

TC AND RC FUNCTION TABLE, '190

	INPUTS		TERMINAL COUNT STATE			OUTPUTS		
Ū/D	CE	CP	Q ₀	Q ₁	Q ₂	Q ₃	TC	RC
Н	Н	Х	Н	Х	Х	Н	L	Н
L	Н	X	Н	X	X	Н	Н	Н
L	L	l T	Н	X	Х	Н		lu
L	Н	Х	L	L	L	L	L	Н
l H	Н	X	L	L	L	L	H	н
Н	L	U	L	L	L	L	7	ਪ

5

74190, 191, LS191

TC AND RC FUNCTION TABLE, '191

	INPUTS		TERMINAL COUNT STATE			OUTPUTS		
Ū/D	CE	СР	Q ₀	Q ₁	Q ₂	Q_3	TC	RC
Н	Н	Х	Н	Н	Н	Н	L	Н
L	н	X	Н	Н	Н	Н	н	Н
L	L	T.	н	Н	Н	Н		U
L	н	Х	L	L	L	L '	L	Н
н	Н	X	L	L	L	L	Н	Н
Н	L	T	L	L	L	L		r

H = HIGH voltage level steady state.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
IN	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74			74LS		
			Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	v
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8	٧
I _{IK}	Input clamp current			-12			-18	mA
ЮН	HIGH-level output current			-800			-400	μΑ
l _{OL}	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

L = LOW voltage level steady state.

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.

X = Don't care.↑ = LOW-to-HIGH clock transition.

^{☐=} LOW pulse.

74190, 191, LS191

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				1	74190, 191			74LS191			
	PARAMETER	TES	ST CONDITIO	NS'	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V V _{IL} = MIN, I _O			2.4	3.4		2.7	3.4		٧
\ \ \	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN,				0.2	0.4		0.35	0.5	٧
V _{OL}	LOW-level output voltage		I _{OL} = 4mA (74LS)					0.25	0.4	٧
VIK	Input clamp voltage	V _{CC} = MIN, I _I	= I _{IK}				-1.5			-1.5	٧
			V _I = 5.5V				1.0				mA
l _t	Input current at maximum input voltage	V _{CC} = MAX	V ₁ = 7.0V	CE input						0.3	mA
			V1 = 7.0V	Other inputs						0.1	mA
			V _I = 2.4V	CE input			120				μΑ
	HIGH-level input current	V _{CC} = MAX	V - 2.4V	Other inputs			40				μΑ
Ιн	nian-level input current	VCC - IVIAX	V ₁ = 2.7V	CE input						60	μΑ
			V - 2.7 V	Other inputs						20	μΑ
1.	LOW-level input current	V	V = 0.4V	CE input			-4.8			-1.2	mA
l _{IL}	LOW-level input current	VCC - IVIAX	V _{CC} = MAX V _I = 0.4V Other input				-1.6			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX	V _{CC} = MAX		-18		-65	-20		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX				65	105		20	35	mA

NOTES:

5

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} logs is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Measure I_{CC} with all inputs grounded and all outputs open.

74190, 191, LS191

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0V$

				74	74		
	PARAMETER	TEST CONDITIONS	C _L = 15pF	, $R_L = 400\Omega$	C _L = 15pF	UNIT	
			Min	Max	Min	Max	
f _{MAX}	Maximum input count frequency	Waveform 1	20		20		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to Q output	Waveform 1		24 36		24 36	ns
t _{PLH}	Propagation delay Clock to RC output	Waveform 2		20 24		20 24	ns
t _{PLH}	Propagation delay Clock to TC output	Waveform 1		42 52		42 52	ns
t _{PLH} t _{PHL}	Propagation delay U/D to RC output	Waveform 7		45 45	A CONTRACT OF THE PARTY OF THE	45 45	ns
t _{PLH}	Propagation delay U/D to TC output	Waveform 7		33 33		33 33	ns
t _{PLH}	Propagation delay Data to Q outputs	Waveform 3		22 50		32 40	ns
t _{PLH}	Propagation delay PL to any output	Waveform 4		33 50		33 50	ns
t _{PLH} t _{PHL}	Propagation delay CE to RC output	Waveform 2		33 33		33 33	ns


NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0V$


			74		74LS		LINUT
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W	CP pulse width	Waveform 1	25		25		ns
t _W	PL pulse width	Waveform 5	35		35		ns
t _s	Set-up time, data to PL	Waveform 6	20		20		ns
th	Hold time, data to PL	Waveform 6	4		5		ns
t _{rec}	Recovery time, PL to CP	Waveform 5	40		40		ns
t _s (L)	Set-up time, LOW CE to clock	Waveform 8	40		40		ns
t _h (L)	Hold time, LOW CE to clock	Waveform 8	0		0		ns

AC WAVEFORMS




 $V_M = 1.5V$ for 74 and 74S; $V_M = 1.3V$ for 74LS

Waveform 1




 $V_{M} = 1.5V$ for 74 and 74S; $V_{M} = 1.3V$ for 74LS.

Waveform 2




 $V_M = 1.5V$ for 74 and 74S; $V_M = 1.3V$ for 74LS.




V_M = 1.5V for 74 and 74S; V_M = 1.3V for 74LS.

Waveform 3




 $V_M = 1.5V$ for 74 and 74S; $V_M = 1.3V$ for 74LS.

Waveform 4



 $V_{\rm M}$ = 1.5V for 74 and 74S; $V_{\rm M}$ = 1.3V for 74LS. The shaded areas indicate when the input is permitted to change for predictable output performance.


Waveform 5



 $V_M = 1.5V$ for 74 and 74S; $V_M = 1.3V$ for 74LS.

Waveform 7

Waveform 6




V_M = 1.5V for 74 and 74S; V_M = 1.3V for 74LS. The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 8

74190, 191, LS191

TEST CIRCUITS AND WAVEFORMS



 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 $\text{R}_\text{L} = \text{Load}$ resistor to $\text{V}_\text{CC};$ see AC CHARACTERISTICS for value $\text{C}_\text{L} = \text{Load}$ capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mbox{\scriptsize TLH.}}\ t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

F44411 V	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Pulse Width	tTLH	t _{THL}					
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
748	3.0V	1MHz	500ns	2.5ns	2.5ns				

'192 Presettable BCD Decade Up/Down Counter '193 Presettable 4-Bit Binary Up/Down Counter **Product Specification**

FEATURES

- Synchronous reversible 4-bit binary counting
- Asynchronous parallel load
- Asynchronous reset (clear)
- Expandable without external logic

DESCRIPTION

The '192 and '193 are 4-bit synchronous up/down counters - the '192 counts in BCD mode and the '193 counts in the binary mode. Separate up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either Clock input. If the CPu clock is pulsed while CPD is held HIGH, the device will count up . . . if CPD is pulsed while the CPU is held HIGH, the device will count down. Only one Clock input can be held HIGH at any time, or erroneous operation will result. The device can be cleared at any time by the asynchronous reset pin - it may also be loaded in parallel by activating the asynchronous parallel load pin.

TYPE	TYPICAL TMAX	TYPICAL SUPPLY CURRENT
74192	32MHz	65mA
74LS192	32MHz	19mA
74193	32MHz	65mA
74LS193	32MHz	19mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74192N, N74LS192N, N74193N, N74LS193N
Plastic SO	N74LS193D

NOTE:


For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	PINS DESCRIPTION		74LS
All	All Inputs		1LSul
All	Outputs	10ul	10LSul

Where a 74 unit load (ul) is understood to be $40\mu A l_{HH}$ and -1.6mA l_{IL} , and a 74LS unit load (LSul) is $20\mu A I_{IH}$ and $-0.4mA I_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



74192, 74193, LS192, LS193

Counters

Inside the device are four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous reset, load, and synchronous count up and count down functions

Each flip-flop contains JK feedback from slave to master, such that a LOW-to-HIGH transition on the CP_D input will decrease the count by one, while a similar transition on the CPU_U input will advance the count by one.


One clock should be held HIGH while counting with the other, because the circuit will either count by two's or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW. Applications requiring reversible operation must make the reversing decision while the

activating clock is HIGH to avoid erroneous counts.


The Terminal Count Up (TCII) and Terminal Count down (TCD) outputs are normally HIGH. When the circuit has reached the maximum count state of 9 (for the '192 and 15 for the '193), the next HIGH-to-LOW transition of CP_{II} will cause TC_{II} to go LOW. TCU will stay LOW until CPU goes HIGH again, duplicating the count up clock, although delayed by two gate delays. Likewise, the TCn output will go LOW when the circuit is in the zero state and the CPD goes LOW. The TC outputs can be used as the Clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms. Multistage counters will not be fully synchronous, since there is a twogate delay time difference added for each stage that is added.

The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel Data inputs (D_0-D_3) is loaded into the counter and appears on the outputs regardless of the conditions of the Clock inputs when the Parallel Load (\overline{PL}) input is LOW. A HIGH level on the Master Reset (MR) input will disable the parallel load gates, override both Clock inputs, and set all Q outputs LOW. If one of the Clock input is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

LOGIC DIAGRAM, '192



STATE DIAGRAM, '192



MODE SELECT - FUNCTION TABLE, '192

OPERATING MODE	INPUTS								OUTPUTS					
	MR	PL	CPU	CPD	D ₀	D ₁	D ₂	D ₃	Qo	Q ₁	Q ₂	Q_3	ΤCυ	TCD
Reset (clear)	HH	X	X	L	X	X	X	X	L	L	L	L	H	L
Parallel load	L L L	L L L	X X L	L H X	LLIT	L X X	L X X	L H H	L	L Q _n : Q _n :		L	HHLI	L H H
Count up	L	Н	1	Н	Х	Х	Х	Х	Count up				H ^(a)	Н
Count down	L	Н	Н	1	Х	Х	Х	Х	Count down				Н	H ^(b)


- H = HIGH voltage level
- L = LOW voltage level
- X = Don't care
- ↑ = LOW-to-HIGH clock transition

NOTES:


- a. $\overline{TC}_U = CP_U$ at terminal count up (HLLH).
- b. TCD = CPD at terminal count down (LLLL).

74192, 74193, LS192, LS193

LOGIC DIAGRAM, '193



STATE DIAGRAM, '193



MODE SELECT — FUNCTION TABLE, '193

OPERATING		INPUTS								OUTPUTS				
MODE	MR	PL	CPu	CPD	Do	D ₁	D ₂	D ₃	Qo	Q ₁	Q ₂	Q ₃	TCu	TCD
Reset (clear)	H	X X	X	L H	X X	X	X	X	L	L L	L	L	H	L
Parallel load	L L L	L L L	X X L H	L H X	L	L H H	L	L H H	L H H	L H H	L H H	L H H	H	HH
Count up	L	Н	1	Н	х	х	×	х		Cour	nt up)	H(c)	Н
Count down	L	Н	Н	1	×	х	Х	Х	С	ount	dov	vn	Н	H ^(d)


- H = HIGH voltage level
- L = LOW voltage level
- X = Don't care

 1 = LOW-to-HIGH clock transition


NOTES:

- c. $TC_U = CP_U$ at terminal count up (HHHH).
- d. TCD = CPD at terminal count down (LLLL).

FUNCTIONAL WAVEFORMS (Typical clear, load, and count sequences)



FUNCTIONAL WAVEFORMS (Typical clear, load, and count sequences)



74192, 74193, LS192, LS193

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
Vcc	Supply voltage	7.0	7.0	٧
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	٧
I _{IN}	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 te	70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74				UNIT	
	PAHAMETEH	Min	Nom	Max	Min	Nom	Max	UNII
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8	٧
lık	Input clamp current			-12			-18	mA
Іон	HIGH-level output current			-800			-400	mA
loL	LOW-level output current			16			8	mA
TA	Operating free-air temperature	0		70	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

DADAMETED			TEST CONDITIONS ¹		1192, '1	93	74L	.S192, '	193	UNIT
	PARAMETER	TES	CONDITIONS'	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX		2.4	3.4		2.7	3.4		٧
	LOW lavel autout valtage	V _{CC} = MIN,			0.2	0.4		0.35	0.5	٧
VOL	LOW-level output voltage	V _{IH} = MIN, V _{IL} = MAX	I _{OL} = 4mA (74LS)					0.25	0.4	٧
VIK	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5			-1.5	٧
	Input current at maximum	V _{CC} = MAX	V _I = 5.5V			1.0				mA
1	input voltage	ACC = MAY	V _I = 7.0V						0.1	mA
	LIICH Israel issue a sussession	V - MAN	V _I = 2.4V			40				=mµA
Ιн	HIGH-level input current	V _{CC} = MAX	V ₁ = 2.7V						20	=mµA
I _{IL}	LOW-level input current	V _{CC} = MAX, \	$V_{CC} = MAX, V_I = 0.4V$			-1.6			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-65	-20		-100	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX			65	102		19	34	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Measure I_{CC} with Parallel Load and Master Reset inputs grounded, all other outputs at 4.5V and all outputs open.

74192, 74193, LS192, LS193

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER			7	'4	74		
		TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	UNIT	
			Min	Max	Min	Max	
f _{MAX}	Maximum input count frequency	Waveform 1	25		25		MHz
t _{PLH} t _{PHL}	Propagation delay CP_U input to \overline{TC}_U output	Waveform 2		26 24		26 24	ns
t _{PLH} t _{PHL}	Propagation delay CP _D input to TC _D output	Waveform 2		24 24		24 24	ns
t _{PLH} t _{PHL}	Propagation delay CP_U or CP_D to Q_n outputs	Waveform 1		38 47		38 47	ns
t _{PLH} t _{PHL}	Propagation delay PL input to Q _n output	Waveform 3		40 40		40 40	ns
t _{PHL}	Propagation delay, MR to output	Waveform 4		35		35	ns

NOTE:


Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_t, pulse width or duty cycle.


AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER		TEST CONDITIONS	7	'4	74		
		TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W	CP _U pulse width	Waveform 1	20		20		ns
tw	CP _D pulse width	Waveform 1	20		20		ns
t _W	PL pulse width	Waveform 3	20		20		ns
t _W	MR pulse width	Waveform 4	20		20		ns
ts	Set-up time, data to PL	Waveform 5	20		20		ns
t _h	Hold time, data to PL	Waveform 5	0		5		ns
t _{rec}	Recovery time, PL to CP	Waveform 3	40		40		ns
t _{rec}	Recovery time, MR to CP	Waveform 4	40		40		ns

74192, 74193, LS192, LS193

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value C₁ = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.


D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.


Input Pulse Definition

э.	FAMILY	INPUT PULSE REQUIREMENTS									
	PAMILT	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}					
	74	3.0V	1MHz	500ns	7ns	7ns					
	74LS	3.0V	1MHz	500ns	15ns	6ns					
	74S	3.0V	1MHz	500ns	2.5ns	2.5ns					

AC WAVEFORMS



APPLICATION DIAGRAM



Waveform 5. Set-up And Hold Times Data To Parallel Load (PL)

Signetics

74194, LS194A, S194 Shift Registers

4-Bit Bidirectional Universal Shift Register Product Specification

Logic Products

- Buffered clock and control inputs
- Shift left and shift right capability
- Synchronous parallel and serial data transfers
- Easily expanded for both serial and parallel operation
- Asynchronous Master Reset
- Hold (do nothing) mode

DESCRIPTION

The functional characteristics of the '194 4-Bit Bidirectional Shift Register are indicated in the Logic Diagram and Function Table. The register is fully synchronous, with all operations taking place in less than 20ns (typical) for the 54/74 and 54LS/74LS, and 12ns (typical) for 54S/74S, making the device specially useful for implementing very high speed CPUs, or for memory buffer registers.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74194	36MHz	39mA
74LS194A	36MHz	15mA
74S194	105MHz	85mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $\pm 70^{\circ}C$
Plastic DIP	N74194N, N74LS194AN, N74S194N
Plastic SO-16	N74LS194AD, N745194D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	PINS DESCRIPTION		74S	74LS
All Inputs		1ul	1Sul	1LSul
Q ₀ – Q ₃	Outputs	10ul	10Sul	10LSul


NOTE

Where a 74 unit load (ul) is understood to be $40\mu A~l_{lH}$ and $-1.6mA~l_{lL}$, a 74S unit load (Sul) is $50\mu A~l_{lH}$ and $-2.0mA~l_{lL}$, and 74LS unit load (LSul) is $20\mu A~l_{lH}$ and $-0.4mA~l_{lL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



December 4, 1985 5-379 853-0543 81500

74194. LS194A. S194

MODE SELECT - FUNCTION TABLE

OPERATING MODE		INPUTS							OUTPUTS			
OPERATING MODE	СР	MR	S1	s	DSR	DSL	Dn	Q ₀	Q ₁	Q ₂	Q ₃	
Reset (clear)	X	Ŀ	Х	Х	Х	Х	×	L	L	L	L	
Hold (do nothing)	X	Н	(a)	l(a)	Х	Х	Х	qo	q ₁	q ₂	q ₃	
Shift left	†	H	h h	(a) (a)	X	l h	×	q ₁	q ₂ q ₂	q ₃	L H	
Shift right	↑	Н	(a) (a)	h h	l h	X X	X	L H	90 90	Q ₁	q ₂ q ₂	
Parallel load	1	Н	h	h	Х	Х	dn	do	d ₁	d ₂	d ₃	

H = HIGH voltage level.

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level.

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.

d_n(q_n) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW-to-HIGH clock transition.


X = Don't care

1 = LOW-to-HIGH clock transition.

NOIE

a. The HIGH-to-LOW transition of the S₀ and S₁ inputs on the 74194 should only take place while CP is HIGH
for conventional operation.

TYPICAL CLEAR, LOAD, RIGHT-SHIFT, LEFT-SHIFT, INHIBIT AND CLEAR SEQUENCES




The '194 design has special logic features which increase the range of application. The synchronous operation of the device is determined by two Mode Select inputs, So and S1. As shown in the Mode Select Table, data can be entered and shifted from left to right (shift right, $Q_0 \rightarrow Q_1$, etc.) or, right to left (shift left, $Q_3 \rightarrow Q_2$, etc.) or, parallel data can be entered, loading all 4 bits of the register simultaneously. When both So and S1 are LOW, existing data is retained in a hold (do nothing) mode. The first and last stages provide D-type Serial Data inputs (Dsp. Dsi) to allow multistage shift right or shift left data transfers without interfering with parallel load operation.


Mode Select and Data inputs on the 74S194 and 74LS194A are edge-triggered, responding only to the LOW-to-HIGH transition of the Clock (CP). Therefore, the only timing restriction is that the Mode Control and selected Data inputs must be stable one set-up time prior to the positive transition of the clock pulse. The Mode Select inputs of the 74194 are gated with the clock and should be changed from HIGH-to-LOW only while the Clock input is HIGH.

The four parallel data inputs (D_0-D_3) are D-type inputs. Data appearing on D_0-D_3 inputs when S_0 and S_1 are HIGH is transferred to the Q_0-Q_3 outputs respectively, following the next LOW-to-HIGH transition of the clock. When LOW, the asynchronous Master Reset (\overline{MR}) overrides all other input conditions and forces the Q outputs LOW.

LOGIC DIAGRAM



LOGIC DIAGRAM



74194, LS194A, S194

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	748	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	٧
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETED		74			74LS			74S		
	PARAMETER	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧
· V _{IH}	HIGH-level input voltage	2.0			2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8			+ 0.8	٧
lik	Input clamp current			-12			-18			-18	mA
Іон	HIGH-level output current			-800			-400			-1000	μА
loL	LOW-level output current			16			8			20	mA
TA	Operating free-air temperature	0		70	0		70	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

						-				-			
_					74194		7	4LS194	A				
	PARAMETER	TEST	CONDITIONS ¹	Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN, V_{IH}$ $V_{IL} = MAX, I_{OH}$		2.4	3.4		2.7	3.5		2.7	3.4		٧
·	LOW-level	V _{CC} = MIN,			0.2	0.4		0.35	0.5			0.5	٧
V _{OL}	output voltage $V_{IH} = MIN, V_{IL} = MAX$		I _{OL} = 4mA (74LS)					0.25	0.4				٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I =	$I_{CC} = MIN, I_1 = I_{IK}$			-1.5			-1.5			-1.2	٧
	Input current	V - MAY	V _I = 5.5V			1.0						1.0	mA
l _l	at maximum $V_{CC} = MAX$ input voltage	V ₁ = 7.0V						0.1				mA	
l	HIGH-level	V _{CC} = MAX	V _I = 2.4V			40							μΑ
lін	input current	ACC - MINY	V _l = 2.7V						20			50	μΑ
	LOW-level	V _{CC} = MAX	V _I = 0.4V			-1.6			-0.4				mA
IIL	input current	VCC = MAX	V _I = 0.5V									-2.0	mA
los	Short-circuit output current ³	V _{CC} = MAX	/ _{CC} = MAX			-57	-20		-100	-40		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX	/ _{CC} = MAX		39	63		15	23		85	135	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} With all outputs open, D_i inputs grounded and 4.5V applied to S₀, S₁. MR and the serial inputs, I_{CC} is tested with a momentary ground, then 4.5V applied to CP.

74194, LS194A, S194

AC ELECTRICAL CHARACTERISTICS TA = 25°C, V_{CC} = 5.0V

			7	·4	74	LS	7.	4S	
	PARAMETER	TEST CONDITIONS	$C_L = 15 pF, R_L = 400 \Omega$		C _L = 15pF,	$R_L = 2k\Omega$	C _L = 15pF,	UNIT	
			Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	25		25		70		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		22 26		22 26	4.0 4.0	12 16.5	ns
t _{PHL}	Propagation delay MR to output	Waveform 2		37		30		18.5	ns

NOTE:


Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

	PARAMETER	TEST CONDITIONS	74		74	ILS	74	4 S	LINUT
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	Min	Max	UNIT
t _W (H)	Clock pulse width HIGH	Waveform 1	aveform 1 20		20		7		ns
t _W (L)	MR pulse width, LOW	Waveform 2	20		20		12		ns
ts	Set-up time, data to clock	Waveform 3	20		20		5.0		ns
t _h	Hold time, data to clock	Waveform 3	0		0		3.0		ns
t _s (L)	Set-up time LOW, Sn to CP(a)	Waveform 4	30		30		11		ns
t _s (H)	Set-up time HIGH, S _N to CP	Waveform 4	30		30		11		ns
th	Hold time, S _n to CP	Waveform 4	0		0		3.0		ns
t _{rec}	Recovery time, MR to CP	Waveform 2	25		25		9.0		ns


74194. LS194A. S194

AC WAVEFORMS



 $V_M = 1.5V$ for 74S; $V_M = 1.3V$ for 74LS.


Waveform 1. Clock To Output Delays And Clock Pulse Width




V_M = 1.5V for 74S; V_M = 1.3V for 74LS.

The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 2. Data Set-up And Hold Times




Waveform 3. Master Reset Pulse Width, Master Reset To Output Delay And Master Reset To Clock Recovery Time




V_M = 1.5V for 74S; V_M = 1.3V for 74LS.
The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 4. Set-up And Hold Times For So And S1 Inputs

TEST CIRCUITS AND WAVEFORMS





 $V_{M} = 1.3V$ for 74LS; $V_{M} = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT}

of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	IN	PUT PULSE	REQUIREME	NTS	
PAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns

Signetics

74195, LS195A, S195 Shift Registers

4-Bit Parallel Access Shift Register Product Specification

Logic Products

FEATURES


- Buffered Clock and Control inputs
- Shift right and parallel load capability
- J-K (D) inputs to first stage
- Complement output from last stage
- Asynchronous Master Reset

DESCRIPTION

The functional characteristics of the '195 4-Bit Parallel Access Shift register are indicated in the Logic Diagram and Function Table. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial-to-parallel, or parallel-to-serial data transfers at very high speeds.

The '195 operates on two primary modes: shift right $(Q_0 \to Q_1)$ and parallel load, which are controlled by the state of the Parallel Enable (\overline{PE}) input. Serial data enters the first flip-flop (Q_0) via the J and \overline{K} inputs when the \overline{PE} input is HIGH, and is shifted 1 bit in the direction $Q_0 \to Q_1 \to Q_2 \to Q_3$ following each LOW-to-HIGH clock transition.

PIN CONFIGURATION



TYPE	TYPICAL f _{max}	TYPICAL SUPPLY CURRENT
74195	39MHz	39mA
74LS195A	39 M Hz	14mA
74S195	105MHz	70mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74195N, N74LS195N, N74S195N
Plastic SO-16	N74LS195AD

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	Inputs	74	745	74LS
All	Inputs	1ul	1Sul	1LSul
All	Outputs	10ul	10Sul	10LSul

NOTE:

Where a 74 unit load (uI) is understood to be 40 μ A I $_{IH}$ and -1.6mA I $_{IL}$, a 74S unit load (SuI) is 50 μ A I $_{IH}$ and -2.0mA I $_{IL}$, and 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and -0.4mA I $_{IL}$.


The J and \overline{K} inputs provide the flexibility of the JK type input for special applications and, by tying the two pins together, the simple D type input for general applications. The device appears as four

LOGIC SYMBOL



common clocked D flip-flops when the \overline{PE} input is LOW. After the LOW-to-HIGH clock transition, data on the parallel inputs (D_0-D_3) is transferred to the respective Q_0-Q_3 outputs.

LOGIC SYMBOL (IEEE/IEC)



74195, LS195A, S195

Shift left operation $(Q_3 \to Q_2)$ can be achieved by tying the Q_n outputs to the D_{n-1}) inputs and holding the \overline{PE} input low.


All parallel and serial data transfers are synchronous, occuring after each LOW-to-HIGH clock transition. The '195 utilizes edge-trig-

gering, therefore, there is no restriction on the activity of the J, \overline{K} , D_n , and \overline{PE} inputs for logic operation, other than the set-up and release time requirements.

A LOW on the asynchronous Master Reset (MR) input sets all Q outputs LOW, indepen-

dent of any other input condition. The $\overline{\rm MR}$ on the 54/74195 is gated with the clock. Therefore, the LOW-to-HIGH $\overline{\rm MR}$ transition should only occur while the clock is LOW to avoid false clocking on the 54/74195.

LOGIC DIAGRAM



MODE SELECT — FUNCTION TABLE

		INPUTS					OUTPUTS				
OPERATING MODES	MR	СР	PE	J	K	Dn	Qo	Q ₁	Q ₂	Q ₃	\overline{Q}_3
Asynchronous reset	L	X	Х	Х	Х	Х	L	L	L	L	Н
Shift, set first stage	Н	1	h	h	h	×	Н	qo	q 1	q ₂	q ₂
Shift, reset first stage	H	1	h	1	1	X	L	qo	q ₁	q ₂	q ₂
Shift, toggle first stage	Н	1	h	h	1	X	qo	qo	q ₁	q_2	q ₂
Shift, retain first stage	Н	1	h	1	h	×	qo	q _o	q ₁	q ₂	q ₂
Parallel load	Н	1	ı	х	Х	dn	do	d ₁	d ₂	d ₃	₫ ₃

H = HIGH voltage level.

L = LOW voltage level.

X = Don't care

I = LOW voltage level one set-up time prior to the LOW-to-HIGH.clock transition.

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.

 $d_n(q_n)$ = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW-to-HIGH clock transition.

^{1 =} LOW-to-HIGH clock transition.

74195, LS195A, S195

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	7.0	V
VIN	Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range		0 to 70		°C

RECOMMENDED OPERATING CONDITIONS

			74			74LS			74S			
	PARAMETER	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	٧	
V _{IH}	HIGH-level input voltage	2.0			2.0			2.0			٧	
V_{IL}	LOW-level input voltage			+0.8			+0.8			+ 0.8	٧	
liK	Input clamp current			-12			-18			-18	mA	
Юн	HIGH-level output current			-800			-400			-1000	μΑ	
loL	LOW-level output current			16			8			20	mA	
TA	Operating free-air temperature	0		70	0		70	0		70	°C	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

_			Source 1		74195		7	4LS195	A				
,	PARAMETER	IESI (CONDITIONS ¹	Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{II} I _{IL} = MAX, I _{OH}		2.4	3.4		2.7	3.4		2.7	3.4		V
vi	LOW-level	V _{CC} = MIN, I _{OL} = MAX			0.2	0.4		0.35	0.5		-	0.5	٧
		$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = 4mA (74LS)					0.25	0.4				٧
VIK	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				-1.5			-1.5	-		-1.2	٧
	Input current	V MAY	V _I = 5.5V			1.0						1.0	mA
1,	at maximum $V_{CC} = MAX$ input voltage	V ₁ = 7.0V						0.1				mA	
L	HIGH-level	V - MAY	V _I = 2.4V			40							μΑ
ІН	input current	V _{CC} = MAX	V _I = 2.7V						20			50	μΑ
1	LOW-level	V - MAY	V ₁ = 0.4V			-1.6			-0.4				mA
ŀιL	input current	V _{CC} = MAX	V _I = 0.5V									-2	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-57	-20		-100	-40		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX			39	63		14	21		70	109	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} With all outputs open, PE grounded, and 4.5V applied to the J, K, and Data inputs, I_{CC} is measured by applying a momentary ground, followed by 4.5V to MR, and then a momentary ground, followed by 4.5V to clock.

74195, LS195A, S195

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V


			7	'4	7-	4LS	7-	4 S	
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	C _L = 15pF	$R_L = 2k\Omega$	C _L = 15pF,	$R_L = 280\Omega$	UNIT
			Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	30		30		70		MHz
t _{PLH}	Propagation delay Clock to output	Waveform 1		22 26		22 26		12 16.5	ns
t _{PHL}	Propagation delay MR to output	Waveform 2		30		30		18.5	ns

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_r, pulse width or duty cycle.


AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V

PARAMETER			74		74LS		74S		LINUT
		TEST CONDITIONS	Min	Max	Min	Max	Min	Max	UNIT
t _W	Clock pulse width	Waveform 1	16		16		7		ns
t _W	Master Reset pulse width	Waveform 2	12		12		12		ns
t _s	Set-up time, J, \overline{K} and data to clock	Waveform 3	20		15		5.0		ns
t _h	Hold time, J, \overline{K} and data to clock	Waveform 3	0		0		3.0		ns
ts	Set-up time, PE to clock	Waveform 4	25		25		11		ns
th	Hold time, PE to clock	Waveform 4	0		0		0		ns
t _{rec}	Recovery time, MR to clock	Waveform 2	25		25		9.0		ns

AC WAVEFORMS




Waveform 1. Clock To Output Delays And Clock Pulse Width




 $V_{\rm M}$ = 1.5V for 74 and 74S; $V_{\rm M}$ = 1.5V for 74LS. The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 3. Data Set-up And Hold Times



 $V_M = 1.5V$ for 74 and 74S; $V_M = 1.5V$ for 74LS

Waveform 2. Master Reset Pulse Width, Master Reset To Output Delay And Master Reset To Clock Recovery Time





V_M = 1.5V for 74 and 74S; V_M = 1.5V for 74LS.
The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 4. Set-up And Hold Times Parallel Enable To Clock

74195, LS195A, S195

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to $V_{\rm CC}$; see AC CHARACTERISTICS for value C_t = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. $R_T = Termination$ resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{Ti.H}},\; t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS								
FAMILT	Amplitude	Rep. Rate	Pulse Width	tTLH	tTHL				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0∨	1MHz	500ns	2.5ns	2.5ns				



74LS197 Counter

Presettable 4-Bit Binary Ripple Counter Product Specification

Logic Products

FEATURES

- · High speed 4-bit binary counting
- Asynchronous parallel load for presetting counter
- Overriding Master Reset
- Buffered Q₀ output drives CP₁ input plus standard fan-out

DESCRIPTION

The '197 is an asynchronously presettable binary ripple counter partitioned into divide-by-2 and divide-by-8 sections with each section having a separate Clock input. Stage changes are initiated in the counting modes by the HIGH-to-LOW transition of the Clock inputs, however, state changes of the Q outputs do not occur simultaneously because of the internal ripple delays. Designers should keep in mind when using external logic to decode the Q outputs, that the unequal delays can lead to decoding spikes, and thus a decoded signal should not be used as a strobe or clock. The Q_0 flip-flop is triggered by the \overline{CP}_0 input while the $\overline{\text{CP}}_1$ input triggers the divide-by-8 section.

TYPE TYPICAL f _{MAX}		TYPICAL SUPPLY CURRENT		
74LS197	40MHz	16mA		

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to $+70$ °C
Plastic DIP	N74LS197N
Plastic SO-14	N74LS197D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
CP₀	Clock input	6LSul
CP ₁	Clock input	3.5LSul
All	Other inputs	1LSul
Q ₀ – Q ₃	Outputs	10LSul


NOTE:

Where a 74LS unit load (LSul) is 20µA IIH and -0.4mA III.


The device has an asynchronous active-LOW Master Reset (\overline{MR}) input which overrides all other inputs and forces all outputs LOW. The counter is also asynchronously presettable. A LOW on the Parallel Load (\overline{PL}) input overrides the

Clock inputs and loads the data from parallel Data (D_0-D_3) inputs into the flip-flops. The counter acts as a transparent latch while the \overline{PL} is LOW and any change in the D_n inputs will be reflected in the outputs.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



74LS197

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	٧
VIN	Input voltage	-0.5 to +5.5	٧
IIN	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	v
TA	Operating free-air temperature range	0 to 70	°C

COUNT SEQUENCE

COUNT	4-BIT BINARY1							
COUNT	Q ₃	Q ₂	Q ₁	Q ₀				
0	L	L	L	L				
1	L	L	L	Н				
2	L	L	н	L				
3	L	L	Н	н				
4	L	н	L	L				
5	L	н	L H	н				
6	L	н	н	L				
7	L	L	L	н				
8	н	L L	LLH	L				
9	н	L	L	н				
10	н	Ĺ	н	L				
11	Н	L	Н	н				
12	н	н	L	L				
13	н	н	L	н				
14	н	н	н	L				
15	Н	Н	н	Н				

NOTE:

1. Q₀ connected to input \overline{CP}_1 ; input applied to

MODE SELECT -**FUNCTION TABLE**

OPERATING		INP	OUTPUT		
MODE	MR	PL	CP	Dn	Qn
Reset (clear)	L	х	Х	X	L
Parallel load	H	L	X X	L H	L H
Count	Н	Н	1	Х	count

H = HIGH voltage level

L = LOW voltage level

X = Don't care ↓= HIGH-to-LOW clock transition

RECOMMENDED OPERATING CONDITIONS

	DADAMETER		74LS			
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	V	
V _{IH}	HIGH-level input voltage	2.0			٧	
VIL	LOW-level input voltage			+0.8	V	
lik	Input clamp current			-18	mA	
Юн	HIGH-level output current			-400	μΑ	
loL	LOW-level output current			8	mA	
TA	Operating free-air temperature	0		70	°C	

Product Specification

Counter 74LS197

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER			74LS197				
		TEST CONE	TEST CONDITIONS ¹			Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V I _{OH} = MAX	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$, $I_{OH} = MAX$				٧
	LOW love and autom walks	V _{CC} = MIN, V _{IH} = MIN,	I _{OL} = MAX		0.35	0.5	٧
V _{OL}	LOW-level output voltage	V _{IL} = MAX	I _{OL} = 4mA (74LS)		0.25	0.4	٧
VIK	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5	٧
1	Input current at maximum	V - MAY V - F.F.V	D ₀ - D ₃ , PL			0.1	mA
l ₁	input voltage	$V_{CC} = MAX, V_I = 5.5V$	MR, CP ₀ , CP ₁			0.2	mA
	IIICU Iarral iarra arrana	V - MAY V - 0.7V	D ₀ – D ₃ , PL			20	μΑ
łн	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$	MR, CP ₀ , CP ₁			40	μΑ
			D ₀ - D ₃ , PL			-0.4	mA
	1000		MR input			-0.8	mA
tiL	LOW-level input current	$V_{CC} = MAX, V_I = 0.4V$	CP₀ input			-2.4	mA
			CP₁ input			-1.3	mA
los	Short-circuit output current ³	V _{CC} = MAX	on The Committee of Manager Control of Committee of Commi	-20		-100	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX		16	27	mA	

NOTES:

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER				74	4LS	
		TEST CONDITIONS		C _L = 15pF	UNIT	
				Min	Max	
,	Marian Marian	14/	CP₀	30		MHz
f _{MAX}	Maximum count frequency	Waveform 1	CP₁	15		MHz
t _{PLH} t _{PHL}	Propagation delay CP 0 to Q ₀	Waveform 1			15 21	ns
t _{PLH} t _{PHL}	Propagation delay CP ₁ to Q ₁	Waveform 1		Control of the Contro	19 35	ns
t _{PLH} t _{PHL}	Propagation delay CP 1 to Q ₂	Waveform 1			51 63	ns
t _{PLH} t _{PHL}	Propagation delay CP ₁ to Q ₃	Waveform 1			78 95	ns
t _{PLH} t _{PHL}	Propagation delay Data to output	Waveform 2			27 44	ns
t _{PLH} t _{PHL}	Propagation delay . PL to output	Waveform 3			39 45	ns
t _{PHL}	Propagation delay MR to output	Waveform 4			51	ns

NOTE

 $\textbf{Per industry convention, } f_{\textbf{MAX}} \textbf{ is the worst case value of the maximum device operating frequency with no constraints on } t_{r}, t_{f}, \textbf{ pulse width or duty cycle.}$

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


^{4.} Measure I_{CC} with all inputs grounded and all outputs open.

Counter 74LS197

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V


PARAMETER		7507 0000			74LS		
		TEST CONDI	TIONS	Min	Max	UNIT	
t _W Clock pulse width	Waveform 1	CP₀	20		ns		
	Clock pulse width	waveform i	CP₁	30		ns	
t _W	MR pulse width	Waveform	Waveform 4			ns	
t _W	PL pulse width	Waveform	Waveform 3			ns	
t _s (H)	Set-up time HIGH data to PL	Waveform	5	10		ns	
t _h (H)	Hold time HIGH data to PL	Waveform	Waveform 5			ns	
t _s (L)	Set-up time LOW data to PL	Waveform	5	15		ns	
t _h (L)	Hold time LOW data to PL	Waveform	Waveform 5			ns	
t _{rec}	Recovery time MR to CP	Waveform	Waveform 4			ns	
t _{rec}	Recovery time PL to CP	Waveform	3	30		ns	


AC WAVEFORMS



Counter 74LS197

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

rest official for 74 Totelli-Tote output

DEFINITIONS

 H_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\mbox{R}_{\mbox{\scriptsize T}} = \mbox{Termination resistance should be equal to Z_{OUT}}$ of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS							
FAMILT	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

8-Bit Parallel-Access Shift Register Product Specification

Logic Products

FEATURES

- · Buffered clock and control inputs
- Shift right and parallel load capability
- Fully synchronous data transfers
- J-K (D) inputs to first stage
- Clock enable for hold (do nothing) mode
- Asynchronous Master Reset DESCRIPTION

The functional characteristics of the '199 8-Bit Parallel-Access Shift Register are indicated in the Logic Diagram and Function Table. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

TYPE TYPICAL f _{MAX}		TYPICAL SUPPLY CURRENT			
74199	35MHz	90mA			

ORDERING CODE

	PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
i	Plastic DIP	N74199N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	
All	Inputs	1ul	
Q ₀ – Q ₇	Parallel outputs	10ul	


NOT

A 74 unit load (ul) is understood to be 40 µA IIH AND -1.6mA IIL.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




5

Signetics Logic Products Product Specification

Shift Register

74199

LOGIC DIAGRAM



MODE SELECT - FUNCTION TABLE

OPERATING	INPUTS					OUTPUTS			
MODE	MR	СР	CE	PE	j	ĸ	Dn	Q ₀	Q ₁ Q ₆ Q ₇
Reset (clear)	L	Х	Х	Х	X	Х	Х	L	L L L
Shift, set first stage	н	1	ı	h	h	h	х	н	q ₀ q ₅ q ₆
Shift, reset first stage	Н	1	ı	h	ı	ı	х	L	q ₀ q ₅ q ₆
Shift, toggle first stage	Н	1	ı	h	h	1	х	\bar{q}_0	q ₀ q ₅ q ₆
Shift, retain first stage	н	1	1	h	1	h	х	qo	q ₀ q ₅ Q ₆
Parallel load	Н	1	1	ı	Х	Х	dn	d ₀	d ₁ d ₆ d ₇
Hold (do nothing)	н	1	h ^(a)	х	х	Х	х	q 0	q ₁ q ₆ q ₇

H = HIGH voltage level steady state.

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level steady state.

! = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.

X = Don't care

 $d_n(q_n)$ = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW-to-HIGH clock transition.

1 = LOW-to-HIGH clock transition.

NOTE:

a. The LOW-to-HIGH transition of $\overline{\text{CE}}$ should only occur while CP is HIGH for conventional operation.


The '199 operates in two primary modes: shift right $(Q_0 \rightarrow Q_1)$ and parallel load, which are controlled by the state of the Parallel Enable (PE) input. Serial data enters the first flip-flop (Qn) via the J and K inputs when the PE input is HIGH, and is shifted one bit in the direction $Q_0 \rightarrow Q_1 \rightarrow Q_3$ following each LOW-to-HIGH clock transition. The J and K inputs provide the flexibility of the J-K type input for special applications and, by tying the two pins together, the simple D-type input for general applications. The device appears as eight common clocked D flip-flops when the PE input is LOW. After the LOW-to-HIGH clock transition, data on the parallel inputs $(D_0 - D_7)$ is transferred to the respective Q0-Q7 out-

All parallel and serial data transfers are synchronous, occuring after each LOW-to-HIGH clock transition. The '199 utilizes edge-triggering, therefore, there is no restriction on the activity of the J, K, $D_{\rm n}$, and PE inputs for logic operation, other than the set-up and release time requirements.

The clock input is a gated OR structure which allows one input to be used as an active-LOW Clock Enable (\overline{CE}) input. The pin assignment for the CP and \overline{CE} inputs is arbitrary and can be reversed for layout convenience. The LOW-to-HIGH transition of \overline{CE} input should only take place while the CP is HIGH for conventional operation.

A LOW on the Master Reset $(\overline{\text{MR}})$ input overrides all other inputs and clears the register asynchronously, forcing all bit positions to a LOW state.

TYPICAL CLEAR, LOAD, RIGHT-SHIFT, LEFT-SHIFT, INHIBIT AND CLEAR SEQUENCES



ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT	
V _{CC}	Supply voltage	7.0	٧	
VIN	Input voltage	-0.5 to +5.5	٧	
In	Input current	-30 to +5	mA	
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧	
T _A	Operating free-air temperature range	0 to 70	°C	

RECOMMENDED OPERATING CONDITIONS

	DADAMETED		74				
	PARAMETER	Min	Nom	Max	UNIT		
V _{CC}	Supply voltage	4.75	5.0	5.25	V		
V _{IH}	HIGH-level input voltage	2.0			V		
V _{IL}	LOW-level input voltage			+0.8	٧		
lık	Input clamp current			-12	mA		
Іон	HIGH-level output current			-800	V		
lol	LOW-level output current			16	mA		
TA	Operating free-air temperature	0		70	°C		

5

74199

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		1		74199			
		TEST CONDITIONS ¹	Min	Typ ²	Max	UNIT	
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$, $I_{OH} = MAX$	2.4	3.4		٧	
V _{OL}	LOW-level output voltage	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX,$ $I_{OL} = MAX$		0.2	0.4	٧	
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$			-1.5	٧	
I ₁	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5V			1.0	mA	
I _{IH}	HIGH-level input current	$V_{CC} = MAX, V_I = 2.4V$			40	μΑ	
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_1 = 0.4V$			-1.6	mA	
los	Short-circuit output current ³	V _{CC} = MAX	-18		-57	mA	
Icc	Supply current ⁴ (total)	V _{CC} = MAX		90	127	mA	

NOTES

2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

	PARAMETER	TEST CONDITIONS	C _L = 15pF	$R_L = 400\Omega$	UNIT
			Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	25		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		26 30	ns
t _{PHL}	Propagation delay MR to output	Waveform 2		35	ns

Per industry convention, f_{MAX} is the worst case of the maximum device operating frequency with no constraints on t_i , t_i , pulse width or duty cycle.

AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V


PARAMETER					
		TEST CONDITIONS	Min	Max	UNIT
t _W	Clock pulse width	Waveform 1	20		ns
t _W	MR pulse width	Waveform 2	20		ns
t _s	Set-up time, J, \overline{K} and data to clock	Waveform 3	20		ns
t _h	Hold time, J, K and data to clock	Waveform 3	0		ns
t _s	Set-up time, CE to clock	Waveform 3	30		ns
th	Hold time, CE to clock	Waveform 3	0		ns
t _s	Set-up time, PE to clock	Waveform 3	30		ns
th	Hold time, PE to clock	Waveform 3	0		ns
t _{rec}	Recovery time, MR to clock	Waveform 2	30		ns

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


^{4.} Measure I_{CC} with \overline{K} , J and D inputs at 4.5V, momentary ground clock, then apply 4.5V, ground \overline{CE} , \overline{MR} and \overline{PE} .

AC WAVEFORMS



Waveform 3

TEST CIRCUITS AND WAVEFORMS



V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

Jecember 4, 1985

 $\mbox{\bf R}_{\mbox{\scriptsize L}}$ = Load resistor to $\mbox{\scriptsize V}_{\mbox{\scriptsize CC}};$ see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

 $\rm D = Diodes$ are 1N916, 1N3064, or equivalent. $\rm t_{TLH}, \, t_{THL}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	IN	INPUT PULSE REQUIREMENTS							
PAMILT	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

5

Signetics

74221 Multivibrator

Dual Monostable Multivibrator Product Specification

Logic Products

FEATURES

- Pulse width variance is typically less than ±0.5% for 98% of the units
- The '221 demonstrates electrical and switching characteristics that are virtually identical to the '121 one-shots
- Pin-out is identical to the '123
- Overriding Reset terminates output pulse
- B input has hysteresis for improved noise immunity
- Maximum pulse width:
 54221: 21 seconds
 74221: 28 seconds

DESCRIPTION

The '221 is a dual monostable multivibrator with performance characteristics virtually identical to those of the '121. Each multivibrator features an active LOW going edge input (Ā) and an active HIGH going edge input (B), either of which can be used as an Enable input.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry (TTL hys-

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74221	42ns	36mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74221N
Plastic SO-16	N74221D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


teresis) for the B input allows jitter-free triggering from inputs with transition rates as slow as 1 volt/second, providing the circuit with excellent noise immunity of typically 1.2 volts. A high immunity to $V_{\rm CC}$ noise of typically 1.5 volts is also provided by internal latching circuitry.

Once fired, the outputs are independent of further transitions of the \overline{A} and B inputs and are a function of the timing components. The output pulses can be terminated by the overriding active LOW Reset (\overline{R}_D). Input pulses may be of any duration relative to the output pulse. Output pulse length may be varied from


35 nanoseconds to the maximums shown in the FEATURES by choosing appropriate timing components. With $R_{\text{ext}}=2k\Omega$ and $C_{\text{ext}}=0$, an output pulse of typically 30 nanoseconds is achieved which may be used as a dc triggered reset signal. Output rise and fall times are TTL compatible and independent of pulse length.

Pulse width stability is achieved through internal compensation and is virtually independent of V_{CC} and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Multivibrator

74221

Jitter-free operation is maintained over the full temperature and V $_{CC}$ ranges for more than six decades of timing capacitance (10pF to 10 μ F) and more than one decade of timing restance (2k Ω to 30k Ω for the 54221 and 2k Ω to 40k Ω for the 74221). Throughout these ranges, pulse width is defined by the following relationship: (see Figure A)

W(out) -- Output Pulse Width

100µs

10µs

100ns

10ns

VCC = 5V

TA = 25°C


$$t_W(out) = C_{ext}R_{ext}In2$$

 $t_W(out) \approx 0.7C_{ext}R_{ext}$

In circuits where pulse cutoff is not critical, timing capacitance up to $1000\mu F$ and timing resistance as low as $1.4k\Omega$ may be used.

Pin assignments for these devices are identical to those of the '123 so that the '221 can

be substituted for those products in systems not using the retrigger by merely changing the value of R_{ext} and/or C_{ext} .



RD A B Q Q L X X L H X H X L H X X L L H H L ↑ Л Љ H L H Л Љ ↑ L H Л Љ	INPUTS			OUTI	PUTS
H r 1 Т Т Т Т Н H X F H H X F H H H H H H H H H	R _D	Α	В	Q	Q
	X		X L †		Д Н Н Н

In addition, see description and switching characteristics.

H = HIGH voltage level

= LOW voltage level

= Don't care

= LOW-to-HIGH transition

↓ = HIGH-to-LOW transition

T = one HIGH-level pulse
T = one LOW-level pulse

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
Ā	Input	1ul
B, R _D	Inputs	2ul
All	Outputs	10ul

NOTE:

A 74 unit load (uI) is understood to be $40\mu A~I_{IH}$ and $-1.6mA~I_{II}$.

\BSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

10

Figure 1. Output Pulse Width vs Timing Resistor Value

Rext—Timing Resistor Value— $k\Omega$

40 70

100

	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70	°C

ECOMMENDED OPERATING CONDITIONS

	DADAMETER		74			
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	V	
I _{IK}	Input clamp current			-12	mA	
Гон	HIGH-level output current			-800	μА	
l _{OL}	LOW-level output current			16	mA	
TA	Operating free-air temperature	0		70	°C	

5

74221 Multivibrator

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER				74221			
		TEST COND	TEST CONDITIONS ¹		Typ ²	Max	UNIT
V _{T+}	Positive-going threshold at \overline{A} and B	V _{CC} = MIN		3		2.0	٧
V _T _	Negative-going threshold at A and B	V _{CC} = MIN		0.8			٧
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, I _{OH} = MAX		2.4	3.4		V
V _{OL}	LOW-level output voltage	V _{CC} = MIN, I _{OL} = MAX			0.2	0.4	V
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				-1.5	٧
l ₁	Input current at maximum input voltage	$V_{CC} = MAX, V_I = 5.5V$				1.0	mA
	HICH level input ourrent	V - MAY V - 2 4V	Ā input			40	μΑ
I _{IH}	HIGH-level input current	$V_{CC} = MAX, V_i = 2.4V$	B, RD inputs			80	μΑ
	LOW In all in a town	V MAY V 0 4V	Ā input			-1.6	mA
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_1 = 0.4V$	B, RD inputs			-3.2	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-55	mA
1	Supply surrent (total)	V - MAY	Quiescent		26	50	mA
'CC	I _{CC} Supply current (total) V _{CC} = MAX		Triggered		46	80	mA

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.

 3. los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V


PARAMETER			74		
		TEST CONDITIONS	C _L = 15pF,	C_L = 15pF, R_L = 400 Ω	
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay A input to Q & Q output	Waveform 1 $C_{ext} = 80pF, R_{ext} = 2k\Omega$		70 80	ns ns
t _{PLH} t _{PHL}	Propagation delay B input to Q & Q output	Waveform 2 $C_{\text{ext}} = 80\text{pF}, R_{\text{ext}} = 2\text{k}\Omega$		55 65	ns ns
t _{PLH} t _{PHL}	Propagation delay R _D input to Q & Q output	Waveform 3 $C_{ext} = 80pF, R_{ext} = 2k\Omega$		40 27	ns ns
t _W	Minimum output pulse width	$C_{\text{ext}} = 0 \text{pF}, \ R_{\text{ext}} = 2 \text{k}\Omega$	20	50	ns
		$C_{\text{ext}} = 80 \text{pF}, R_{\text{ext}} = 2 \text{k}\Omega$	70	150	ns
t _W	Output pulse width	$C_{\text{ext}} = 100 \text{pF}, R_{\text{ext}} = 10 \text{k}\Omega$	650	750	ns
		$C_{\text{ext}} = 1 \mu \text{F}, R_{\text{ext}} = 10 \text{k}\Omega$	6.5	7.5	ms

AC SET-UP REQUIREMENTS


PARAMETER			74		
		TEST CONDITIONS	Min	Max	UNIT
t _W	Minimum input pulse width to trigger	Waveforms 1 & 2	50		ns
tw	Minimum reset pulse width	Waveform 3	20		ns
t _{rec}	Recovery time from reset to trigger input	Waveform 3	15		ns
R _{ext}	External timing resistor range		1.4	40	kΩ
C _{ext}	External timing capacitance range	·	0	1000	μF
	Outside distriction	$R_{ext} = 2k\Omega$		67	%
	Output duty cycle	$R_{ext} = R_{ext} (MAX)$		90	%

Multivibrator

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



Signetics

74S225 16 x 5 FIFO

16 x 5 Asynchronous First-In/First-Out Memory (3-State) Product Specification

Logic Products

FEATURES

- Independent synchronous inputs and outputs
- Organized as 16-words of 5 bits
- DC to 10-MHz data rate
- 3-state outputs

DESCRIPTION

This 80-bit active element memory is a monolithic Schottky-clamped transistor-transistor logic (STTL) array organized as 16 words of five-bits each. A memory system using the 'S225 can easily be expanded in multiples of 16 words or of 5 bits as shown in Figure 2. The three-state outputs controlled by a single enable, \overline{OE} , make bus connection and multiplexing easy.

A FIFO is a memory storage device which allows data to be written into and/ or read from its array at independent data rates. The 'S225 is a FIFO which will process data at any desired clock rate from DC to 10MHz. The data is processed in a parallel format, word by word.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74S225	20MHz	80mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C	
Plastic DIP	N74S225N	
Plastic SOL-20	N74S225	

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	745
CP _A , CP _B	Load clock A, B inputs	0.1 SUL
D ₀ – D ₄	Data inputs	0.5 SUL
ŌĒ	Output enable input	0.1 SUL
CPIN	Unload clock input	0.1 SUL
MR	Master reset input	0.1 SUL
IR	Input ready ouput	10 SUL
CP _{OUT}	Unload clock ouput	10 SUL
Q ₀ – Q ₄	Data ouputs	10 SUL
OR	Ouput ready	10 SUL


NOTE

Where a 74S unit load (SUL) is 50 µA IIH and -2.0mA IIL.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



16 x 5 FIFO

74\$225

Reading or writing is done independently utilizing separate synchronous data clocks. Data may be written into the array on the low-to-high transition of either load clock input to-high transition of the unload clock input (normally high). When writing data into the FIFO one of the load clock inputs must be held high while the other strobes in the data. This arrangement allows either load clock to function as an inhibit for the other.

Status of the 'S225 is provided by three outputs. Input ready monitors the status of the last word location and signifies when the memory is full. This output is high whenever the memory is available to accept any data.


The unload clock output also monitors the last word location. This output generates a low-logic-level pulse (synchronized to the internal clock pulse) when the location is vacant. The third status output, output ready, is high when the first word location contains valid data and unload clock input is high. When unload clock input goes low, output ready will go low and remain low until new valid data is in the first word location. The first word location. The first word location is defined as the location from which data is provided to the outputs.

The data outputs are noninverted with respect to the data inputs and are three-state with a common control input, output enable. When output enable is low, the data outputs

are enabled to function as totem-pole outputs. A high-logic-level forces each data output to a high-impedance state while all other inputs and outputs remain active.

The master reset input invalidates all data stored in the memory array by clearing the control logic and setting output ready to a low-logic-level on the high-to-low transition of a low-active pulse. The data outputs do not change as a result of the master reset input; however, the output ready at a low-logic-level signifies invalid data.

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER	74S	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

5

16 x 5 FIFO 745225

RECOMMENDED OPERATING CONDITIONS

		74\$				
	PARAMETER		Min	Nom	Max	UNIT
Vcc	Supply voltage		4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage		2.0			V
VIL	LOW-level input voltage				0.8	V
lik	Input clamp current				-18	mA
•	HIGH-level output current	Data outputs			-6.5	mA
Юн		Other outputs			-3.2	mA
	LOW-level output current	Data outputs			16	mA
lor		Other outputs			8	mA
TA	Operating free-air temperature		0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		1		74S225				
PARAMETER		TEST CONDITIONS ¹		Min	Typ ²	Max	UNIT	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL}	= MAX, V _{OH} = MAX	2.4	2.9		٧	
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL}	= MAX, I _{OL} = MAX		0.35	0.5	٧	
VIK	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.2	٧	
lozн	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX$, $V_{IH} = MIN$, $V_{IL} = MAX$, $V_{O} = 2.4V$				50	μΑ	
lozL	Off-state output current, LOW-level voltage applied	$V_{CC} = MAX$, $V_{IH} = MIN$, $V_{IL} = MAX$, $V_O = 0.5V$				-50	μΑ	
l _i	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5V				1.0	mA	
	I _{IH} HIGH-level input current	V - MAY V - 0.7V	Data inputs			40	μΑ	
ін н		$V_{CC} = MAX, V_1 = 2.7V$	Other inputs			25	μА	
I _{IL} LOW-level input current	10141		Data inputs			-1	mA	
	LOw-level input current	V _{CC} = MAX, V _I = 0.5V Other inputs				-250	μА	
los	Short-circuit output current ³	V _{CC} = MAX		-30		-100	mA	
lcc	Supply current ⁴ (total)	V _{CC} = MAX			80	120	mA	

NOTES

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} Not more than one output should be shorted at a time. For testing los, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.

^{4.} Measure I_{CC} with all outputs open and all possible inputs grounded.

16 x 5 FIFO **74S225**

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74S C _L = 30pF except where noted		UNIT	
	PARAMETER	TEST CONDITIONS1				
			Min	Max		
f _{MAX}	Maximum clock frequency CPA	Waveform 3	10		MHz	
f _{MAX}	Maximum clock frequency CP _B	Waveform 3	10		MHz	
fMAX	Maximum clock frequency CP _{IN}	Waveform 2	10		MHz	
lw	CPOUT	Waveform 4	7		ns	
t _{PLH} t _{PHL}	Propagation delay CP _{IN} to Q _n	Waveform 2		75 75	ns	
t _{PLH}	Propagation delay CP _A or CP _B to OR	Waveform 4		300	ns	
t _{PLH} t _{PHL}	Propagation delay CP _{IN} to OR	Waveform 2		60 45	ns	
t _{PHL}	Propagation delay MR to OR	Waveform 3		60	ns	
t _{PHL}	Propagation delay CP _A or CP _B to CP _{OUT}	Waveform 4		45	ns	
t _{PHL}	Propagation delay CP _A or CP _B to IR	Waveform 3		75	ns	
t _{PLH}	Propagation delay CP _{IN} to IR	Waveform 2		400	ns	
t _{PLH}	Propagation delay MR to IR	Waveform 3		35	ns	
t _{PLH} t _{PHL}	Propagation delay Q _n to OR 1	Waveform 4		20 20	ns	
t _{PZH}	Output enable time to HIGH level	Waveform 5		40	ns	
t _{PZL}	Output enable time to LOW level	Waveform 5		40	ns	
t _{PHZ}	Output disable time from HIGH level	Waveform 5, C _L = 5.0pF		25	ns	
t _{PLZ}	Ouptut disable time from LOW level	Waveform 5, C _L = 5.0pF		25	ns	

NOTE:

AC SET-UP REQUIREMENTS (TA = 25°C, VCC = 5V)

	DADAMETED	TEST CONDITIONS	74	745		
PARAMETER		TEST CONDITIONS	Min	Max	UNIT	
tw (HIGH)	Load clock CPA or CPB pulse width	Waveform 1	25		ns	
t _W (LOW)	Unload clock input CPIN pulse width	Waveform 1	7		ns	
t _W	Master reset pulse width MR	Waveform 1, 3 ⁽²⁾	40		ns	
ts	Set-up time Data to CP _A to CP _B	Waveform 1	-20 ↑ ⁽¹⁾		ns	
t _s	Set-up time MR to CP _A or CP _B	Waveform 1	25 1		ns	
t _h	Hold time Data from CP _A or CP _B	Waveform 1	70 ↑		ns	

NOTES:

^{1.} $R_1 = 300\Omega$, $R_2 = 600\Omega$ for data outputs. $R_1 = 600\Omega$, $R_2 = 1.2k\Omega$ for all other outputs.


^{1.} Data must be set up within 20ns after the load clock positive transition.


↑ indicates that the LOW-to-HIGH transition of the load clock is used for reference.

2. If a ↑ occurs on the CP_A or CP_B signal generating a load clock input during MR low, t_W is measured from ↑ CP_A or CP_B to ↑ MR, see waveform 3.

Signetics Logic Products


16 x 5 FIFO **74S225**






16 x 5 FIFO 74\$225


AC WAVEFORMS



16 x 5 FIFO 74\$225

TEST CIRCUITS AND WAVEFORMS





 V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families. **Input Pulse Definitions**

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH
t _{PZH} , t _{PZH}	0.0V
All other	5.0V

OUTPUTS	R ₁	R ₂
Data	300Ω	Ω000
All other	Ω000	1.2Ω

DEFINITIONS

R₁, R₂ = Load resistors.

 $C_L = Load$ capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\textrm{TLH}},\,t_{\textrm{THL}}$ Values should be less than or equal to the table entries.

FARMIN	INPUT PULSE REQUIREMENTS					
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}	
74S	3.0V	1MHz	500ns	2.5ns	2.5ns	

Signetics

Logic Products

FUNCTION TABLE, '240

	INP	OUTI	PUTS		
ŌĒa	la	0E _b	l _b	Ϋ́a	Ϋ́ _b
L	L	L	L	Н	Н
L	Н	L	Н	L	L
н	X	Н	X	(Z)	(Z)

FUNCTION TABLE, '241

	INPUTS				PUTS
ŌĒa	la	Ya	Yb		
L	L	Н	L	L	L
L	Н	Н	н	Н	Н
Н	X	L	Х	(Z)	(Z)

H = HIGH voltage level

L = LOW voltage level

X = Don't care

(Z) = HIGH impedance (off) state

74LS240, 74LS241, S240, S241 Buffers

'240 Octal Inverter Buffer (3-State)
'241 Octal Buffer (3-State)
Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS240	11ns	24mA
74S240	4.5ns	93mA
74LS241	12ns	25mA
74S241	6ns	112mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS240N, N74S240N N74LS241N, N74S241N
Plastic SOL-20	N74LS240D, N74S240D N74LS241D, N74S241D

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	745	74LS
I _{a0} - I _{a3} , I _{b0} - I _{b3}	Inputs	1Sul	1LSul
ŌĒa, ŌĒb, OEb	Inputs	1Sul	1LSul
All	Outputs	24Sul	32LSul


NOTE:

A 74S unit load (Sul) is $50\mu A~l_{1H}$ and $-2.0mA~l_{1L}$ and a 74LS unit load (LSul) is $20\mu A~l_{1H}$ and $-0.4mA~l_{1L}$


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



74LS240, 74LS241, S240, S241


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	-0.5 to +5.5	٧
IIN	Input current	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74LS			748		
	PAHAMETER	Min	Nom	Max	Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			2.0			V
V _{IL}	LOW-level input voltage			+0.8			+0.8	٧
lık	Input clamp current			-18			-18	mA
Юн	HIGH-level output current			-15			-15	mA
l _{OL}	LOW-level output current			24			64	mA
TA	Operating free-air temperature	0		70	0		70	°C
Exter	nal resistance between any input or V _{CC} and ground						40	kΩ

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Input Pulse Definition

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
tpzL	Closed	Open
tpHZ	Closed	Closed
tpLZ	Closed	Closed

Test Circuit For 3-State Outputs

DEFINITIONS

- R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.
- D = Diodes are 1N916, 1N3064, or equivalent.
- $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

- 4 3411 V	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
745	3.0V	1MHz	500ns	2.5ns	2.5ns		

74LS240, 74LS241, S240, S241

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		TEST CONDITIONS ¹			74	74LS240,241			74S240, 241			
	PARAMETER	TE	ST CC	ONDITION	NS'	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
ΔV_T	Hysteresis (V _{T+} - V _{T-})	V _{CC} = MIN		***************************************		0.2	0.4		0.2	0.4		V
		$V_{CC} = MIN, V_{II}$ $I_{OH} = MAX$	$_{CC}$ = MIN, V_{IH} = MIN, V_{IL} = 0.5V, $_{IH}$ = MAX		2.0			2.0			٧	
V_{OH}	HIGH-level output voltage	V _{CC} = MIN, I _O		I _{OH} = -3mA		2.4	3.4		2.4	3.4		٧
		$V_{iH} = MIN,$ $V_{iL} = MAX$	Ic	_{DH} = -1m	A (74S)				2.7			٧
		V _{CC} = MIN,		_{DL} = MAX				0.5			0.55	٧
V_{OL}	LOW-level output voltage	$V_{IH} = MIN,$ $V_{II} = MAX$	I	_{DL} = =12r	mA (74LS)			0.4				V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I ₁ =				+	<u> </u>	-1.5			-1.2	V
-	Off-state output current,	V _{CC} = MAX,		V _O = 2.	4V						50	μΑ
lozн	HIGH-level voltage applied	$V_{IH} = MIN,$ $V_{II} = MAX$		V _O = 2.	7V			20				μΑ
	Off-state output current,	V _{CC} = MAX,		V _O = 0.	4V			-20				μΑ
lozL	LOW-level voltage applied	$V_{IH} = MIN,$ $V_{IL} = MAX$		V _O = 0.	5V	1					-50	μΑ
	Input current at maximum			V ₁ = 5.5	5V	1					1.0	mA
l _l	input voltage	V _{CC} = MAX	$V_1 = 7.0V$				0.1				mA	
IIH	HIGH-level input current	V _{CC} = MAX, V	V _I = 2.7V					20			50	μΑ
		V _{CC} = MAX		V ₁ =	= 0.4V			-0.2				mA
I _{IL}	LOW-level input current		V =	0.51/	l _{a0} - l _{a3} , l _{b0} - l _{b3} inputs						-400	μΑ
			V ₁ = 0.5V		OE _a , OE _b , OE _b inputs						-2	mA
los	Short-circuit output current ³	V _{CC} = MAX				-40		-130	-80		-180	mA
			Icch	ł			17	27				mA
			Iccl		'LS240		26	44				mA
			lccz				29	50				mA
			Icch				17	27		-		mA
			CCL		'LS241		27	46	ļ	 		mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX	ccz			+	32	54		80	135	mA mA
			ICCH		'S240		+	 	 	100	150	mA
			CCL		3240		+	 		100	150	mA
			ICCZ ICCH			+	 		 	95	160	mA
			Icci		'S241	-	+	 	-	120	180	mA
		Iccz		5271		-	 	1	 	120	180	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.


^{3.} los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} I_{CC} is measured with outputs open.

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V


			TEST CONDITIONS		ILS .	7	UNIT	
	PARAMETER	TEST C			, $R_L = 667\Omega$	C _L = 50pF		
				Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1, '2	40		14 18	,	7 7	ns
t _{PLH} t _{PHL}	Propagation delay	Waveform 2, '2	41		18 18		9 9	ns
			LS		23			ns
t _{PZH}	Enable to HIGH	Waveform 3	'S240				10	ns
			'S241				12	ns
t _{PZL}	Enable to LOW	Waveform 4			30		15	ns
t _{PHZ}	Disable from HIGH	Waveform 3, C _l	= 5pF		18		9	ns
t _{PLZ}	Disable from LOW	Waveform 4, C _l	Waveform 4, C _L = 5pF		25		15	ns

AC WAVEFORMS




V_M = 1.3V for 74LS, V_M = 1.5V for all other TTL families.

Waveform 1. Waveform For Inverting Outputs




 $V_M = 1.3V$ for 74LS, $V_M = 1.5V$ for all other TTL families.

Waveform 2. Waveform For Non-Inverting Outputs



 $V_M = 1.3V$ for 74LS, $V_M = 1.5V$ for all other TTL families.

Waveform 3. 3-State Enable Time To High Level And Disable Time From High Level



 $V_{\rm M}$ = 1.3V for 74LS, $V_{\rm M}$ = 1.5V for all other TTL families.

Waveform 4. 3-State Enable Time To Low Level And Disable Time From Low Level

Signetics

Transceivers

S243

'242 Quad Inverting Transceiver (3-State)

74LS242, LS243, S242,

'243 Quad Transceiver (3-State)

Product Specification

Logic Products

FUNCTION TABLE, '242

INP	UTS	INPUT/OUTPUT					
ŌĒA	OEB	An	Bn				
L	L	INPUT	B = Ā				
н	L	(Z)	(Z)				
L	Н	(a)	(a)				
Н	Н	$A = \overline{B}$	INPUT				

FUNCTION TABLE, '243

INP	UTS	INPUT/OUTPUT				
OE _A	OEB	An	Bn			
L	L	INPUT	B = A			
н	L	(Z)	(Z)			
L	Н	(a)	(a)			
Н	н	A = B	INPUT			

- H = HIGH voltage level
- L = LOW voltage level
- (Z) = HIGH impedance (off) state
- (a) = This condition is not allowed due to excessive currents.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)				
74LS242	10ns	27mA				
74LS243	12ns	28mA				
74S242	6.0ns	95m A				
74S243	7.0ns	120mA				

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$					
Plastic DIP	N74LS242N, N74LS243N, N74524N, N745243N					

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS	748		
All	Inputs	1LSul	1Sul		
A, B	Outputs	30LSul	10Sul		


NOTE:

Where a 74LS unit load (LSuI) is $20\mu A~l_{IH}$ and $-0.4mA~l_{IL}$ and 74S unit load (SuI) is $50\mu A~l_{IH}$ and -2.0mA lit.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Transceivers

74LS242, LS243, S242, S243

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

			74LS			74\$			
PARAMETER		Min	Nom	Max	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧	
V _{IH}	HIGH-level input voltage	2.0			2.0			V	
V _{IL}	LOW-level input voltage			+ 0.8			-0.8	V	
I _{IK}	Input clamp current			-18			-18	mA	
loн	HIGH-level output current			-15			-15	mA	
I _{OL}	LOW-level output current			24			64	mA	
TA	Operating free-air temperature	0		70	0		70	°C	

Transceivers

74LS242, LS243, S242, S243

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST CONDITIONS ¹				74LS242 74LS243					UNIT		
							Min	Typ ²	Max	Min	Min Typ ² Max		
ΔV_T	Hysteresis (V _{T+} - V _{T-})	V _{CC} = MIN	MIN					0.4		0.2	0.4		٧
	HIGH-level output	V _{CC} = MIN,	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = 0.5V$, $I_{OH} = MAX$				2.0			2.0			٧
V _{OH}	voltage	$V_{CC} = MIN$, $I_{OH} = -3mA$	V _{IH} = MI	N, VIL = MA	AX,		2.4	3.1		2.4	3.4		٧
V _{OL}	LOW-level output voltage	$V_{CC} = MIN,$ $V_{IH} = MIN,$ $V_{II} = MAX$	$I_{OL} = MAX$ $I_{OL} = 12mA (74LS)$				0.35 0.25	0.5			0.55	V	
V _{IK}	Input clamp voltage	$V_{CC} = MIN,$	lı = lık	1.00				0.20	-1.5	****		-1.2	v
Гогн	Off-state output current, HIGH-level voltage applied		$V_{CC} = MAX$, $V_{IH} = MIN$, $V_{IL} = MAX$, $V_{O} = 2.7V$						40			50	μΑ
lozL	Off-state output current, LOW-level voltage applied	V _{CC} = MAX,	$V_{CC} = MAX$, $V_{IH} = MIN$, $V_{IL} = MAX$, $V_O = 0.4V$						-200			-400	μΑ
	Input current at		V _I = 5.5V A, B inputs					0.1			1.0	mA	
1,	maximum input voltage	V _{CC} = MAX	V _i =	= 7.0V OE _A , OE _B inputs				0.1				mA	
l _Н	HIGH-level input current	V _{CC} = MAX,	V _i = 2.7	V					20			50	μΑ
			A O	inputs E _A , OE _B =	V _{IL} = MAX				-0.2			-0.4	mA
I _{IL}	LOW-level input current	$V_{CC} = MAX,$ $V_1 = 0.4V$		inputs E _A , OE _B =	V _{IH} = MIN				-0.2			-0.4	mA
			Ō	Ē _A , OE _B in	puts				-0.2			-2	mA
los	Short-circuit output current ³	V _{CC} = MAX	V _{CC} = MAX				-40		-130	-80		-180	mA
			Іссн	Outputs H	HIGH			22	38		80	135	mA
			Iccl	Outputs L	itputs LOW '242			29	50		100	150	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX	Iccz	Outputs 0	OFF			29	50		100	150	mA
.00	Supply current (total)	1.00	I _{CCH} Outputs HIGH				22	38		95	160	mA	
			ICCL	Outputs L				29	50		120	180	mA
			Iccz	Outputs (OFF			32	54		120	180	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


^{4.} I_{CC} is measured with outputs open and transceivers enabled in one direction only, or with all transceivers disabled.


Transceivers

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74LS242		74LS243		74S242		74S243		
PARAMETER		TEST CONDITIONS	$C_L = 45pF$, $R_L = 667\Omega$		C _L = 45pF, R _L = 667Ω		$C_L = 50pF,$ $R_L = 90\Omega$		$C_L = 50 pF,$ $R_L = 90 \Omega$		UNIT
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1		14 18				7 7			ns
t _{PLH} t _{PHL}	Propagation delay	Waveform 2				18 18	2. 7	, , ,		9 9	ns
t _{PZH}	Enable to HIGH	Waveform 3		23		23		12		12	ns
t _{PZL}	Enable to LOW	Waveform 4		30		30		15		15	ns
t _{PHZ}	Disable from HIGH	Waveform 3, C _L = 5pF		18		18		9		9	ns
t _{PLZ}	Disable from LOW	Waveform 4, C _L = 5pF		25		25		15		15	ns

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Input Pulse Definition

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
t _{PZL}	Closed	Open
tpHZ	Closed	Closed
t _{PLZ}	Closed	Closed
DECIMITIONS		

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\mbox{R}_{\mbox{\scriptsize T}} = \mbox{Termination resistance should be equal to Z_{OUT}}$ of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 R_X = 1k Ω for 74, 74S. R_X = 5k Ω for 74LS.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.


FAMILY	INPUT PULSE REQUIREMENTS								
FAMILT	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

5

Transceivers


74LS242, LS243, S242, S243

AC WAVEFORMS




V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Waveform 1. Waveform For Inverting Outputs




 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Waveform 3. 3-State Enable Time To High Level and Disable Time From High Level



V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Waveform 2. Waveform For Non-Inverting Outputs



V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Waveform 4. 3-State Enable Time To Low Level And Disable Time From Low Level

Signetics

74LS244, **S244** Buffers

Octal Buffers (3-State)

Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS244	12ns	25mA
74S244	6ns	112mA

FUNCTION TABLE

	INP	OUT	PUTS		
ŌEa	la	la ŌĒb li		Ya	Yb
L	L	L	L	L	L
L	Н	L	н	н	н
н	×	н	X	(Z)	(Z)

H = HIGH voltage level

L = LOW voltage level

X = Don't care

(Z) = HIGH impedance (off) state

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS244N, 74S244N
Plastic SOL-20	74LS244D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74S	74LS		
All	Inputs	1Sul	· 1LSul		
All	Outputs	24Sul	30LSul		


NOTE:

A 74S unit load (Sul) is $50\mu A~l_{IH}$ and $-2.0mA~l_{IL}$, and a 74LS unit load (LSul) is $20\mu A~l_{IH}$ and $-0.4mA~l_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



74LS244, S244


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


	PARAMETER	74LS	74S	UNIT	
V _{CC}	Supply voltage	7.0	7.0	V	
V _{IN}	Input voltage	-0.5 to +7.0	-0.5 to +5.5	٧	
I _{IN}	Input current	-30 to +1	-30 to +5	mA	
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧	
T _A Operating free-air temperature range		0 to	0 to 70		

RECOMMENDED OPERATING CONDITIONS

DADAMETED		74LS			74\$			
	PARAMETER	Min	Nom	Max	Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			2.0			V
V _{IL}	LOW-level input voltage			+0.8			+0.8	V
lik	Input clamp current			-18			-18	mA
Іон	HIGH-level output current			-15			-15	mA
loL	LOW-level output current			24			64	mA
TA	Operating free-air temperature	0		70	0		70	°C

TEST CIRCUITS AND WAVEFORMS





 $V_{M} = 1.3 V$ for 74LS; $V_{M} = 1.5 V$ for all other TTL families.

Input Pulse Definition

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2		
tpzH	Open	Closed		
t _{PZL}	Closed	Open		
t _{PHZ}	Closed	Closed		
t _{PLZ}	Closed	Closed		

Test Circuit For 3-State Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

74LS244, S244

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				74LS244			74S244					
	PARAMETER	TE	TEST CONDITIONS ¹			Min	Typ ²	Max	Min	Typ ²	Max	UNIT
ΔV_{T}	Hysteresis (V _{T+} - V _{T-})	V _{CC} = MIN				0.2	0.4		0.2	0.4		٧
.,		V _{CC} = MIN, I _{OH} = MAX	V _{iH} = MI	N, V _{IL}	= 0.5V,	2.0			2.0			٧
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, I _{OH} = MAX	V _{IH} = MI	N, V _{IL}	= MAX,	2.4	3.4		2.4			٧
		V _{CC} = MIN,	Id	_{OL} = N	1AX			0.5			0.55	٧
V _{OL}	LOW-level output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$		_{OL} = 1	2mA (74LS)			0.4				٧
V _{IK}	Input clamp voltage	V _{CC} = MIN,	$V_{CC} = MIN, I_I = I_{IK}$				-1.5			-1.2	٧	
	Off-state output current,	$V_{CC} = MAX,$ $V_{IH} = MIN,$ $V_{II} = MAX$		/ _O = 2	.7V			20				μΑ
lozh	HIGH-level voltage applied										50	μΑ
	Off-state output current,	V _{CC} = MAX,		/ _O = 0	.4V			-20				μΑ
lozL	LOW-level voltage applied	$V_{IH} = MIN,$ $V_{IL} = MAX$.5V						-50	μΑ
	Input current at maximum input	V MAY	V	/ ₁ = 5.	5V						1.0	mA
l _l	voltage	V _{CC} = MAX	V	/ ₁ = 7.0	ΟV			0.1				mA
Iн	HIGH-level input current	V _{CC} = MAX,	V _I = 2.7	٧				20			50	μΑ
				V _I	= 0.4V			-0.2				mA
I _{IL}	LOW-level input current	V _{CC} = MAX	V ₁ = 0.	5 \/	OE inputs						-2.0	mA
			V ₁ = 0.	5 V	Other inputs						-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX	C = MAX		-40		-130	-80		-180	mA	
			Іссн	Outpu	ıts HIGH		17	27		95	160	mA
Icc	Supply current4 (total)	V _{CC} = MAX	ICCL	Outpo	its LOW		27	46		120	180	mA
			Iccz	Outpo	ıts OFF		32	54		120	180	mA

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER			74	74LS		748		
		TEST CONDITIONS	C _L = 45pF,	$R_L = 667\Omega$	C _L = 50pl	UNIT		
			Min	Max	Min	Max		
tpLH	Propagation delay	Waveform 1		18		9	ns	
t _{PHL}	Propagation delay	Waveform 1		18		9	ns	
t _{PZH}	Enable to HIGH	Waveform 2		23		12	ns	
t _{PZL}	Enable to LOW	Waveform 3		30		15	ns	
t _{PHZ}	Disable from HIGH	Waveform 2, C _L = 5pF		18		9	ns	
t _{PLZ}	Disable from LOW	Waveform 3, C _L = 5pF		25		15	ns	


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.
3. los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} I_{CC} is measured with outputs open.

74LS244, S244

AC WAVEFORMS



5

Signetics

74LS245 Transceiver

Octal Transceiver (3-State)

Product Specification

Logic Products

FEATURES

- Octal bidirectional bus interface
- 3-State buffer outputs
- · PNP inputs for reduced loading
- · Hysteresis on all Data inputs

DESCRIPTION

The 'LS245 is an octal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. The outputs are all capable of sinking 24mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features a Chip Enable (CE) input for easy cascading and a Send/Receive (S/R) input for direction control. All data inputs have hysteresis built in to minimize AC noise effects.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS245	8ns	58mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74LS245N
Plastic SOL-20	N74LS245D

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
All	Inputs	1LSul
Ali	Outputs	30LSul


NOTE:

Where a 74LS unit load (LSuI) is $20\mu A~I_{IH}$ and $-0.4mA~I_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Transceiver

74LS245

FUNCTION TABLE

INPUTS		INPUTS/	OUTPUTS
CE	S/R	An	B _n
L	L	A = B	INPUTS
L	Н	INPUT	B = A
Н	X	(Z)	(Z)

H = HIGH voltage level

L = LOW voltage level

X = Don't care

(Z) = HIGH impedance "off" state

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	٧
V _{IN}	Input voltage	-0.5 to +7.0	٧
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

NOTE

V_{IN} limited to 5.5V on A and B inputs only.

RECOMMENDED OPERATING CONDITIONS

242445772			74LS			
	PARAMETER	Min	Nom	Max	UNIT	
Vcc	Supply voltage	4.75	5.0	5.25	V	
V _{IH}	HIGH-level input voltage	2.0			V	
VIL	LOW-level input voltage			+0.8	٧	
lik	Input clamp current			-18	mA	
Іон	HIGH-level output current			-15	mA	
lor	LOW-level output current			24	mA	
TA	Operating free-air temperature	0		70	°C	

5

Transceiver 74LS245

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER				-	74LS245			
			TEST CONDITIONS ¹		Min	Typ ²	Max	UNIT
Δ ۷Τ	Hysteresis (V _{T+} -V _{T-})	V _{CC} = MIN	V _{CC} = MIN		0.2	0.4		٧
	HIGH-level	V _{CC} = MIN,		I _{OH} = MAX	2.0			V
V _{OH}	output voltage	V _{IH} = MIN, V _L = MAX		I _{OH} = -3mA	2.4	3.4		٧
	LOW-level	V _{CC} = MIN,		I _{OL} = MAX			0.5	٧
V _{OL}	output voltage	$V_{iH} = MIN,$ $V_{iL} = MAX$		I _{OL} = 12mA (74LS)			0.4	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I ₁	= l _{IK}				-1.5	٧
lozh	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX, V_O = 2.7V, \overline{CE} = 2.0V$				20	μΑ	
lozL	Off-state output current, LOW-level voltage applied	V _{CC} = MAX, \	/ _O = 0.4V, CE	= 2.0V			-200	μΑ
l _l	Input current at maximum	V _{CC} = MAX	V ₁ = 5.5V	A, B inputs			0.1	mA
11	Input voltage	VCC - IVIAX	V ₁ = 7.0V	S/R, CE inputs			0.1	mA
l _{IH}	HIGH-level input current	V _{CC} = MAX, \	/ ₁ = 2.7V				20	μΑ
I _{IL}	LOW-level input current	V _{CC} = MAX, \	/ _I = 0.4V				-0.2	mA
los	Short-circuit output current ³	V _{CC} = MAX		-40		-130	mA	
		V _{CC} = MAX I _{CCL} Outputs LC		CH Outputs HIGH		48	70	mA
Icc	Supply current4 (total)			CL Outputs LOW		62	90	mA
				CZ Outputs OFF		64	95	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74	74LS		
PARAMETER		TEST CONDITIONS	C _L = 4pF,	$C_L = 4pF, R_L = 667\Omega$		
			Min	Max		
t _{PLH}	Propagation delay	Waveform 1		12	ns	
t _{PHL}	Propagation delay	Waveform 1		12	ns	
t _{PZH}	Enable to HIGH	Waveform 2		40	ns	
t _{PZL}	Enable to LOW	Waveform 3		40	ns	
t _{PHZ}	Disable from HIGH	Waveform 2, C _L = 5pF		25	ns	
t _{PLZ}	Disable from LOW	Waveform 3, C _L = 5pF		25	ns	

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.


^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Measure I_{CC} with outputs open.


74LS245


Transceiver

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Input Pulse Definition

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
tpzL	Closed	Open
t _{PH7}	Closed	Closed
t _{PLZ}	Closed	Closed

Test Circuit For 3-State Outputs

DEFINITIONS

 $\mathbf{R}_L = \text{Load}$ resistor to $\mathbf{V}_{CC};$ see AC CHARACTERISTICS for value.

 $C_L = Load$ capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = Termination$ resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X = 1k\Omega$ for 74, 74LS, $R_X = 5k\Omega$ for 74LS.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

Signetics

74LS251, S251 Multiplexers

8-Input Multiplexer (3-State)
Product Specification

Logic Products

FEATURES

- High speed 8-to-1 multiplexing
- True and complement outputs
- Both outputs are 3-State for further multiplexer expansion
- 3-State outputs are buffer type with 12mA/24mA outputs for Military/Commercial applications

DESCRIPTION

The '251 is a logical implementation of a single-pole, 8-position switch with the state of three Select inputs (S_0, S_1, S_2) controlling the switch position. Assertion (Y) and Negation (\overline{Y}) outputs are both provided. The Output Enable input (\overline{OE}) is active LOW. The logic function provided at the output, when activated, is:

$$\begin{array}{l} Y = \overline{OE} \cdot (l_0 \cdot \overline{S}_0 \cdot \overline{S}_1 \cdot \overline{S}_2 + l_1 \cdot S_0 \cdot \overline{S}_1 \cdot \overline{S}_2 \\ + l_2 \cdot \overline{S}_0 \cdot S_1 \cdot \overline{S}_2 + l_3 \cdot S_0 \cdot S_1 \cdot \overline{S}_2 \\ + l_4 \cdot \overline{S}_0 \cdot \overline{S}_1 \cdot S_2 + l_5 \cdot S_0 \cdot \overline{S}_1 \cdot S_2 \\ + l_6 \cdot \overline{S}_0 \cdot S_1 \cdot S_2 + l_7 \cdot S_0 \cdot S_1 \cdot S_2). \end{array}$$

Both outputs are in the HIGH impedance (HIGH Z) state when the output enable is HIGH, allowing multiplexer expansion by tying the outputs of up to 128 devices together. All but one device must be in

TYPE	TYPICAL PROPAGATION DELAY (DATA TO Y)	TYPICAL SUPPLY CURRENT (TOTAL)
74LS251	18ns	9mA
74S251	8ns	55mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C	
Plastic DIP N74S251N, N74LS251AN		

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS DESCRIPTION		7 4 S	74LS
All	Inputs	1Sul	1LSul
All	Outputs	10Sul	10LSul

NOTE


A 74S unit load (Sul) is $50\mu A\ l_{IH}$ and $-2.0mA\ l_{IL}$ and a 74LS unit load (LSul) is $20\mu A\ l_{IH}$ and $-0.4mA\ l_{IL}$.

the HIGH impedance state to avoid high currents that would exceed the maximum ratings, when the outputs of the 3-State devices are tied together. Design of the output enable signals must ensure there is no overlap in the active LOW portion of the enable voltages.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Multiplexers

LOGIC DIAGRAM



FUNCTION TABLE

					INP	UTS						OUT	PUTS
ŌĒ	S ₂	S ₁	S ₀	l ₀	11	l ₂	l ₃	14	15	16	17	Ÿ	Y
Н	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	(Z)	(Z)
L	L	L	L	L	Х	Х	Х	X	Х	Х	Х	Ή	L
L	L	L	L	н	X	X	X	×	X	×	×	L	Н
L	L	L	Н	Х	L	Х	X	X	X	Х	X	Н	L
L	L	L	н	×	Н	Х	×	×	X	X	X	L	Н
L	L	Н	L	Х	Х	L	X	Х	X	X	X	Н	L
L	L	н	L	×	×	н	X	X	X	X	X	L	H
L	L	н	н	×	X	X	L	×	X	×	×	н	L
L	L	Н	н	Х	Х	Х	Н	X	X	Х	X	L	Н
L	Н	L	L	×	×	Х	×	L	×	×	X	н	L
L	Н	L	L	Х	Х	Х	X	Н	X	Х	Х	L	Н
L	н	L	H	×	×	X	×	×	L	×	×	н	L
L	н	L	н	Х	X	Х	X	X	Н	Х	X	L	Н
L	Н	н	L	Х	Х	Х	Х	X	X	L	Х	Н	L
L	Н	Н	L	Х	Х	Х	Х	X	Х	Н	Х	L	Н
L	Н	Н	н	Х	Х	Х	Х	X	Х	Х	L	Н	L
L	н	н	н	Х	X	Х	Х	Х	x	X	Н	L	Н

H = HIGH voltage level

L = LOW voltage level

X = Don't care

(Z) = HIGH impedance (off) state

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
VIN	Input voltage	-0.5 to +7.0	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output for HIGH output state	-0.5 to +5.5	-0.5 to +5.5	V
TA	Operating free-air temperature range	0 to	0 70	°C

5

Multiplexers 74LS251, S251

RECOMMENDED OPERATING CONDITIONS

			74LS			74 S		
	PARAMETER	Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
ViH	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8	٧
I _{IK}	Input clamp current			-18			-18	mA
Іон	HIGH-level output current			-2.6			-6.5	mA
loL	LOW-level output current			8			20	mA
TA	Operating free-air temperature	0		70	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1		74LS25	1		748251		
	PARAMETER	TEST CO	Min	Typ ²	Max	Min	Typ ²	Max	UNIT	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = I _{OH} = MAX	MIN, V _{IL} = MAX,	2.4	3.1		2.4	3.2		٧
	1004/1	V _{CC} = MIN,	I _{OL} = MAX		0.35	0.5			0.5	٧
V _{OL}	LOW-level output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = 4mA (74LS)		0.25	0.4				٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I ₁ = I _{1K}	(-1.5			-1.2	٧
	Off-state output current,	V _{CC} = MAX,	V _O = 2.4V						50	μΑ
lozh	Applied VIH = MIN		V _O = 2.7V			20				μА
	Off-state output current,	V _{CC} = MAX,	V _O = 0.4V			-20				μΑ
lozL	LOW-level voltage applied	V _{IH} = MIN	V _O = 0.5V						-50	μΑ
	Input current at maximum	V 144V	V ₁ = 5.5V						1.0	mA
l ₁	input voltage	V _{CC} = MAX	V _I = 7.0V			0.1				mA
ĺн	HIGH-level input current	V _{CC} = MAX	V _I = 2.7V			20			50	μΑ
	I OM level in the second	V 144V	V ₁ = 0.4V			-0.4				mA
lμ	LOW-level input current	V _{CC} = MAX	V ₁ = 0.5V						-2	mA
los	Short-circuit output current ³	V _{CC} = MAX		-30		-130	-40		-100	mA
	Complex comments (total)	V - 144V	Outputs LOW		6.1	10				mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX	Outputs HIGH		7.1	12			85	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Measure I_{CC} on the 74S251 with all inputs at 4.5V and all outputs open. Measure I_{CC} on the 74LS251A in the following manner: 1. Outputs LOW: Data and select inputs at 4.5V, output enable grounded and all outputs open. 2. Outputs HIGH: Data and select inputs at 4.5V, output enable at 4.5V and all outputs open.

Multiplexers


74LS251, S251

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74	LS	74	4S	
	PARAMETER	TEST CONDITIONS		$C_L = 45pF$, $R_L = 667\Omega$		C _L = 15pF, R _L = 280Ω	
	·		Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay Select to Y output	Waveform 2		45 45		18 19.5	ns
t _{PLH} t _{PHL}	Propagation delay Select to ♥ output	Waveform 1		33 33		15 13.5	ns
t _{PLH} t _{PHL}	Propagation delay Data to Y output	Waveform 2		28 28	-	12 12	ns
t _{PLH} t _{PHL}	Propagation delay Data to ₹ output	Waveform 1		15 15		7.0 7.0	ns
t _{PZH}	Output enable to HIGH level Y output	Waveform 3 C _L = 50pF for 'S251		45		19.5	ns
t _{PZL}	Output enable to LOW level Y output	Waveform 4 C _L = 50pF for 'S251		40		21	ns
t _{PZH}	Output enable to HIGH level Ÿ output	Waveform 3 C _L = 50pF for 'S251		27		19.5	ns
t _{PZL}	Output enable to LOW level	Waveform 4 C _L = 50pF for 'S251		40		21	ns
t _{PHZ}	Output disable from HIGH level	Waveform 3, C _L = 5pF		45		8.5	ns
tpLZ	Output disable from LOW level	Waveform 4, C _L = 5pF		25		14	ns


5

AC WAVEFORMS




 $V_{\rm M}$ = 1.5V for 74 and 74S; $V_{\rm M}$ = 1.3V for 74LS.

Waveform 1. Waveform For Inverting Outputs




V_M = 1.5V for 74 and 74S; V_M = 1.3V for 74LS.

Waveform 2. Waveform For Non-Inverting Outputs



 $V_M = 1.5V$ for 74 and 74S; $V_M = 1.3V$ for 74LS.


Waveform 3. 3-State Enable Time To High Level And Disable Time From High Level



 $V_{M} = 1.5V$ for 74 and 74S; $V_{M} = 1.3V$ for 74LS.

Waveform 4. 3-State Enable Time To Low Level And Disable Time From Low Level

TEST CIRCUITS AND WAVEFORMS



 $V_{\rm M}$ = 1.3V for 74LS; $V_{\rm M}^{\circ}$ = 1.5V for all other TTL families.

Input Pulse Definition

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
tpzL	Closed	Open
t _{PHZ}	Closed	Closed
tpLZ	Closed	Closed

DEFINITIONS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.

 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $\mbox{R}_{\mbox{\scriptsize X}}=\mbox{1}\mbox{k}\Omega$ for 74, 74S, $\mbox{R}_{\mbox{\scriptsize X}}=\mbox{5}\mbox{k}\Omega$ for 74LS.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be loss than or equal to the table entries.

54441 V	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

74LS253, S253 Multiplexers

Dual 4-Input Multiplexer (3-State)

Product Specification

Logic Products

FEATURES

- 3-State outputs for bus interface and multiplex expansion
- Common Select inputs
- Separate Output Enable inputs

DESCRIPTION

The '253 has two identical 4-input multiplexers with 3-State outputs which select two bits from four sources selected by common Select inputs (S_0 , S_1). When the individual Output Enable (\overline{E}_{0a} , \overline{E}_{0b}) inputs of the 4-input multiplexers are HIGH, the outputs are forced to a HIGH impedance (HIGH Z) state.

TYPE	TYPICAL PROPAGATION DELAY (From Data)	TYPICAL SUPPLY CURRENT (TOTAL)
74LS253	15ns	8mA
74S253	8ns	48mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74S253N, N74LS253N
Plastic SO-16	N74LS253D, N74S253D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74\$	74LS
All	Inputs	1Sul	1LSul
All	Outputs	10Sul	10LSul


NOTE:

A 74S unit load (Sul) is $50\mu\text{A}\ l_{\text{IH}}$ and $-2.0\text{mA}\ l_{\text{IL}}$, and a 74LS unit load (LSul) is $20\mu\text{A}\ l_{\text{IH}}$ and $-0.4\text{mA}\ l_{\text{II}}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




5

Multiplexers

74LS253, S253

LOGIC DIAGRAM



The '253 is the logic implementation of a 2pole, 4-position switch; the position of the switch being determined by the logic levels supplied to the two Select inputs. Logic equations for the outputs are shown below:

$$\begin{split} Y_{a} &= \overline{OE}_{a} \cdot (I_{0a} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1a} \cdot \overline{S}_{1} \cdot S_{0} \\ &+ I_{2a} \cdot S_{1} \cdot \overline{S}_{0} + I_{3a} \cdot S_{1} \cdot S_{0}) \\ Y_{b} &= \overline{OE}_{b} \cdot (I_{0b} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1b} \cdot \overline{S}_{1} \cdot S_{0} \\ &+ I_{2b} \cdot S_{1} \cdot \overline{S}_{0} + I_{3b} \cdot S_{1} \cdot S_{0}) \end{split}$$

All but one device must be in the HIGH impedance state to avoid high currents exceeding the maximum ratings, if the outputs of the 3-State devices are tied together. Design of the Output Enable signals must ensure that there is no overlap.

FUNCTION TABLE

	ECT UTS		DATA	INPUTS		OUTPUT ENABLE	OUTPUT
S ₀	S ₁	I ₀	l ₁	l ₂	l ₃	ŌĒ	Ÿ
X	X	X	Х	Х	Х	Н	(Z)
L	L	L	×	X	X	L	L
L	L	н	×	×	×	L	Н
Н	L	×	L	×	X	L	L
Н	L	×	н	×	×	L	н
L	н	×	×	L	X	L	L
L	Н	×	×	н	×	L	н
Н	н	×	×	×	L	L	L
Н	Н	×	×	×	н	L	Н

H = HIGH voltage level

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	74S	UNIT	
Vcc	Supply voltage	7.0	7.0	V	
VIN	Input voltage	-0.5 to +7.0	-0.5 to +5.5	٧	
IIN	Input current	-30 to +5	-30 to +1	mA	
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧	
TA	Operating free-air temperature range	0 to	70	°C	

RECOMMENDED OPERATING CONDITIONS

	DADAMETED		74LS			74S			
	PARAMETER	Min	Nom	Max	Min	Nom	Max	UNIT	
Vcc	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧	
V _{IH}	HIGH-level input voltage	2.0			2.0			٧	
VIL	LOW-level input voltage			+0.8			+0.8	V	
lik	Input clamp current			-18			-18	mA	
Іон	HIGH-level output current			-2.6			-6.5	mA	
loL	LOW-level output current			8			20	mA	
TA	Operating free-air temperature	0		70	0		70	°C	

L = LOW voltage level

X = Don't care.

⁽Z) = HIGH impedance (off) state

74LS253, S253

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	LOW-level output voltage Input clamp voltage Off-state output current, HIGH-level voltage applied Off-state output current, LOW-level voltage applied Input current at maximum Input voltage			4		74LS25	3		74S253		
	PARAMETER	TEST CONDITIONS1			Min	Typ ²	Max	Min	Min Typ ² Max	Max	UNIT
V _{OH}	HIGH-level output voltage		$V_{CC} = MIN, V_{IH} = MIN,$ $V_{IL} = MAX, I_{OH} = MAX$		2.4	3.1		2.7	3.4		V
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN.	$V_{CC} = MIN,$ $V_{IH} = MIN,$ $I_{OL} = MAX$			0.35	0.5			0.5	>
· OL		VIL = MAX	I _{OL} = 4n	nA (74LS)		0.25	0.4				V
VIK	Input clamp voltage	V _{CC} = MIN, I _I =	= I _{IK}				-1.5			-1.2	٧
lozh		Voc = MAX V	V _{CC} = MAX, V _{IH} = MIN				20				μΑ
1OZH	HIGH-level voltage applied	VCC - WAX, V	IH - WILL	$V_0 = 2.4V$						50	μΑ
lozL		VCC = MAX. VIH = MIN L		$V_{O} = 0.4V$			-20				μΑ
.02L	LOW-level voltage applied	100 1111 11		$V_0 = 0.5V$						-50	μΑ
Iı	•	V _{CC} = MAX	V _I =	= 5.5V						1.0	mA
, 	Input voltage		V _I =	= 7.0V			0.1				mA
l _{IH}	HIGH-level input current	V _{CC} = MAX	V ₁ =	= 2.7V			20			50	μΑ
l _{IL}	LOW-level input current	$V_{CC} = MAX, V_{IH} = M$ $V_{CC} = MAX$ $V_{CC} = MAX$ $V_{CC} = MAX$	V ₁ =	= 0.4V			-0.4				mA
112		1	V _I =	= 0.5V						-2	mA
los	Short-circuit output current ³	V _{CC} = MAX			-15		-100	-40		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX	Co	ndition 1		7	12			70	mA
.00		1	Col	ndition 2		8.5	14				mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. I_{CC} is measured under the following conditions with the outputs open: Condition 1: All inputs grounded. Condition 2: OE at 4.5V, all inputs grounded.


AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74	LS	7-	48	
	PARAMETER	TEST CONDITIONS		15pF, : 2kΩ		15pF, 280Ω	UNIT
			Min	Max	Min	Max	
t _{PLH}	Propagation delay Data to Output	Waveform 1		25 20		9.0 9.0	ns
t _{PLH}	Propagation delay Select to output	Waveform 1		45 32		18 18	ns
t _{PZH}	Output enable to HIGH level	Waveform 2		28		13	ns
tpZL	Output enable to LOW level	Waveform 3		23		14	ns
t _{PHZ}	Output disable from HIGH level	Waveform 2, C _L = 5pF		41		8.5	ns
t _{PLZ}	Output disable from LOW level	Waveform 3, C _L = 5pF		27		14	ns


5


Multiplexers 74LS253, S253

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 3-State Outputs

Input Pulse Definition

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
tpzL	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for

 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.

 $t_{\mbox{\scriptsize TLH}},\,t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

FARMI V	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

Signetics

74LS256 Latch

Dual 4-Bit Addressable Latch Product Specification

Logic Products

FEATURES

- Combines dual demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Common Clear input
- Useful as dual 1-of-4 active HIGH decoder

DESCRIPTION

The '256 dual addressable latch has four distinct modes of operation and are selectable by controlling the Clear and Enable inputs (see Function Table). In the addressable latch mode, data at the Data (D) inputs is written into the addressed latches. The addressed latches will follow the Data input with all unaddressed latches remaining in their previous states.

In the memory mode, all latches remain in their previous states and are unaffected by the Data or Address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS256	19ns	22m A

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS256N
Plastic SO-16	N74LS256D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
Ē	Input	2LSul
Other	Inputs	1LSul
All	Outputs	10LSul


NOTE:

A 74LS unit load (LSuI) is 20 µA IIH and -0.4mA IIL.


should be held HIGH (inactive) while the address lines are changing. In the dual 1-of-4 decoding or demultiplexing mode $(\overline{CLR} = \overline{E} = LOW)$, addressed outputs will follow the level of the D inputs, with

all other outputs LOW. In the clear mode, all outputs are LOW and unaffected by the Address and Data inputs.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Signetics Logic Products Product Spe

Latch 74LS256

LOGIC DIAGRAM



MODE SELECT—FUNCTION TABLE

OPERATING		INPUTS				OUTPUTS				
MODE	CLR	Ē	D	A ₀	A ₁	Q_0	Q ₁	Q ₂	Q_3	
Clear	L	Н	Х	Х	Х	L	L	L	L	
Demultiplex (active HIGH) decoder when D = H)	L L L	L	d d d	L H L H	L H H	Q = d L L L	L Q = d L L	L L Q = d L	L L L Q = d	
Store (do nothing)	н	н	×	X	x	90	q ₁	q ₂	q 3	
Addressable latch	H H H	L L L	d d d	L H L	L H H	Q = d q ₀ q ₀ q ₀	q ₁ Q = d q ₁ q ₁	q_2 q_2 $Q = d$ q_2	q ₃ q ₃ q ₃ Q = d	

H = HIGH voltage level steady state.

L = LOW voltage level steady state.

X = Don't care.

d = HIGH or LOW data one set-up time prior to the LOW-to-HIGH Enable transition.

q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.

Latch 74LS256

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	- V
V _{IN}	Input voltage	-0.5 to +7.0	V
In	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

			74LS				
	PARAMETER	Min	Nom	Max	UNIT		
V _{CC}	Supply voltage	4.75	5.0	5.25	V		
V _{IH}	HIGH-level input voltage	2.0			V		
V _{IL}	LOW-level input voltage			+0.8	V		
lik	Input clamp current			-18	mA		
Іон	HIGH-level output current			-400	μΑ		
loL	LOW-level output current			8	mA		
TA	Operating free-air temperature	0		70	°C		

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					74256			
	PARAMETER	TEST CONE	DITIONS'	Min	Typ ²	Max	UNIT	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN,	V _{IL} = MAX, I _{OH} = MAX	2.7			٧	
	V _{CC} = MIN,	I _{OL} = MAX			0.5	٧		
VOL	V _{IL}	V _{IH} = MIN, V _{IL} = MAX	I _{OL} = 4mA			0.4	٧	
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5	V	
i,	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V				1.0	mA	
	11101111	V - MAY V - 0.7V	Ē input			40	μΑ	
l _{IH}	HIGH-level input current	$V_{CC} = MAX, V_I = 2.7V$	Other inputs			20	μΑ	
	10041	Ē input	Ē input			-0.8	mA	
IL	LOW-level input current	$V_{CC} = MAX, V_I = 0.4V$	Other inputs			-0.4	mA	
los	Short-circuit output current ³	V _{CC} = MAX		-15		-100	mA	
lcc	Supply current (total)	V _{CC} = MAX			22	36	mA	

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Latch 74LS256

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74		
	PARAMETER	TEST CONDITIONS	C _L = 15pF	UNIT	
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay Enable to output	Waveform 1		35 24	ns
t _{PLH} t _{PHL}	Propagation delay Data to output	Waveform 2		32 21	ns
t _{PLH}	Propagation delay Address to output	Waveform 3		38 29	ns
t _{PHL}	Propagation delay, Clear to output	Waveform 4		27	ns

AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V

DADAMETED		TEST COMPLETIONS	74	T		
	PARAMETER	TEST CONDITIONS	Min	Max	UNIT	
tw	Enable pulse width	Waveform 1	15		ns	
tw	Clear pulse width	Waveform 4	15		ns	
t _S (H)	Set-up time HIGH, Data to Enable	Waveform 5	15		ns	
t _h (H)	Hold time HIGH, Data to Enable	Waveform 5	0		ns	
t _S (L)	Set-up time LOW, Data to Enable	Waveform 5	15		ns	
t _h (L)	Hold time LOW, Data to Enable	Waveform 5	0		ns	
ts	Set-up time, Address to Enable ^(a)	Waveform 6	15		ns	
t _h	Hold time, Address to Enable ^(b)	Waveform 6	0		ns	


NOTE:

a. The Address to Enable set-up time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.

b. The Address to Enable hold time is the time after the LOW-to-HIGH Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.

Latch 74LS256


AC WAVEFORMS




Latch

74LS256

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Input Pulse Definition

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.

54441 V	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

Signetics

74LS257A, S257 Data Selectors/Multiplexers

Quad 2-Line To 1-Line Data Selector/Multiplexer (3-State)

Product Specification

Logic Products

FEATURES

- Multifunction capability
- · Non-inverting data path
- 3-State outputs

		'ION

The '257 has four identical 2-input multiplexers with 3-State outputs which select 4 bits of data from two sources under control of a common Data Select input (S). The I₀ inputs are selected when the Select input is LOW and the I₁ inputs are selected when the Select input is HIGH. Data appears at the outputs in true (non-inverted) form from the selected outputs.

The '257 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS257A	13ns	9mA
74S257	6.6ns	56mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74S257N, N74S257AN
Plastic SO-16	N74S257D
Plastic SOL-16	CD7193D
Plastic SOL-16	N74LS257D

NOT

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74S
S	Inputs	2Sul	2LSul
Other	Inputs	1Sul	1LSul
Ali	Outputs	10Sul	30LSul


NOTE

A 74S unit load (Sul) is understood to be $50\mu A~l_{IH}$ and $-2.0mA~l_{IL}$, and a 74LS unit load (LSul) is $20\mu A~l_{IH}$ and $-0.4mA~l_{II}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




December 4, 1985 5-443 853-0466 81500

Data Selectors/Multiplexers

74LS257A, S257

LOGIC DIAGRAM



Outputs are forced to a HIGH impedance "off" state when the Output Enable input (\overline{OE}) is HIGH. All but one device must be in the HIGH impedance state to avoid currents exceeding the maximum ratings if outputs are tied together. Design of the output enable signals must ensure that there is no overlap when outputs of 3-state devices are tied together.

FUNCTION TABLE

ENABLE	SELECT INPUT	INPUTS		INPUTS		ОИТРИТ
ŌĒ	S	l ₀	l ₁	Y		
Н	Х	Х	х	(Z)		
L	Н	X	L	L		
L	Н	X	Н	н		
L	L	L	X	L		
L	L	H	Х	Н		

H = HIGH voltage level

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	748	UNIT
Vcc	Supply voltage	7.0	7.0	٧
ViN	Input voltage	-0.5 to +7.5	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to	0 to 70	

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74LS			74S		
PARAMETER		Min	Nom	Max	Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
VIL	LOW-level input voltage			+0.8			+ 0.8	٧
lik	Input clamp current			-18			-18	mA
Іон	HIGH-level output current			-2.6			-6.5	mA
lor	LOW-level output current			24			20	mA
TA	Operating free-air temperature	0		70	0		70	°C

L = LOW voltage level

X = Don't care

⁽Z) = HIGH impedance (off) state

74LS257A, S257

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1		7	4LS257	Α	74\$257			
	PARAMETER	TE	TEST CONDITIONS ¹			Typ ²	Max	Min	Typ ²	Max	UNIT
		V _{CC} = MIN,	I _{OH} = MAX		2.4	3.1		2.4	3.2		٧
VoH	HIGH-level output voltage	V _{IH} = MIN, V _{IL} = MAX	I _{OH} = -1mA	I _{OH} = -1mA (74S)				2.7			٧
	10	V _{CC} = MIN,	I _{OL} = MAX	I _{OL} = MAX		0.35	0.5			0.5	٧
VOL	LOW-level output voltage	$V_{iH} = MIN,$ $V_{iL} = MAX$	I _{OL} = 12mA	I _{OL} = 12mA (74LS)		0.25	0.4				٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I	= I _{IK}				-1.5			-1.2	٧
	Off-state output current,	V - MAY 1	$V_{CC} = MAX, V_{IH} = MIN$ $V_{O} = 2.7V$ $V_{O} = 2.4V$				20				μΑ
lozн	HIGH-level voltage applied	V _{CC} = MAX, V								50	μΑ
	Off-state output current,			V _O = 0.4V			-20				μΑ
IOZL	LOW-level voltage applied	V _{CC} = MAX, V _{IH} = N	IH = MIN	V _O = 0.5V						-50	μΑ
			V ₁ = 5.5V							1.0	mA
i,	Input current at maximum input voltage	V _{CC} = MAX	7.01	S input			0.2				mA
	input voitage		V _I = 7.0V	Other inputs			0.1				mA
				S input			40			100	μΑ
Iн	HIGH-level input current	V _{CC} = MAX	V _I = 2.7V	Other inputs			20			50	μΑ
			14 0 14	S input			-0.8				mA
		1	V _I = 0.4V	Other inputs			-0.4				mA
l _{IL}	LOW-level input current	V _{CC} = MAX		S input						-4	mA
			V _i = 0.5V	Other inputs						-2	mA
los	Short-circuit output current ³	V _{CC} = MAX	-		-30		-130	-40		-100	mA
			I _{CCH} Outp	outs HIGH		6.2	10		44	68	mA
Icc	Supply current4 (total)	V _{CC} = MAX	I _{CCL} Out	outs LOW		10	16		60	93	mA
			I _{CCZ} Outp	outs OFF		12	19		64	99	mA

NOTES


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure I_{CC} with all outputs open and all possible inputs grounded while achieving the stated output conditions.

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V


			74LS		7-		
PARAMETER		TEST CONDITIONS	$C_L = 45 pF, R_L = 667 \Omega$		C _L = 15pF,	UNIT	
			Min	Max	Min Max		
t _{PLH} t _{PHL}	Propagation delay Data to output	Waveform 1		18 18		7.5 7.5	ns
t _{PLH}	Propagation delay Select to output	Waveform 1		21 21		15 15	ns
t _{PZH}	Output enable to HIGH level	Waveform 2		30		19.5	ns
t _{PZL}	Output enable to LOW level	Waveform 3		30		21	ns
t _{PHZ}	Output disable from HIGH level	Waveform 2, C _L = 5pF		30		8.5	ns
t _{PLZ}	Output disable from LOW level	Waveform 3, C _L = 5pF		25		14	ns

74LS257A, S257

APPLICATION DIAGRAM





AC WAVEFORMS



74LS257A, S257

TEST CIRCUITS AND WAVEFORMS





VM = 1.3V for 74LS; VM = 1.5V for all other TTL families.

Test Circuit For 3-State Outputs

Input Pulse Definition

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
tpZL	Closed	Open
tpHZ	Closed	Closed
t _{PLZ}	Closed	Closed

DEFINITIONS

RL = Load resistor to VCC; see AC CHARACTERISTICS for value.

CL = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.

 t_{TLH} , t_{THL} Values should be less than or equal to the table entries.

	IN	PUT PULSE	REQUIREME	NTS	
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns

74LS258A, S258 Data Selectors/Multiplexers

Quad 2-Line To 1-Line Data Selector/Multiplexer (3-State)

Product Specification

Logic Products

FEATURES

- Multifunction capability
- Inverting data path
- 3-State outputs
- See '257 for non-inverting version

DESCRIPTION

The '258 has four identical 2-input multiplexers with 3-State outputs which select 4 bits of data from two sources under control of a common Data Select input (S). The I₀ inputs are selected when the Select input is LOW and the I₁ inputs are selected when the Select input is HIGH. Data appears at the outputs in inverted (complementary) form.

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS258A	13ns	9mA
74S258	6ns	48mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74S258N, N74LS258AN
Plastic SOL-16	N74LS258AD

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	745	74LS
S	Input	2Sul	2LSul
Other	Inputs	1Sul	1LSul
All	Outputs	10Sul	30LSul


NOTE


Where a 74S unit load (Sul) is to be $50\mu A I_{IH}$ and $-2.0 mA I_{IL}$, and a 74LS unit load (LSul) is $20\mu A I_{IH}$ and $-0.4 mA I_{IL}$.

PIN CONFIGURATION




LOGIC SYMBOL





74LS258A, S258

LOGIC DIAGRAM



The '258 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.

Outputs are forced to a HIGH impedance "off" state when the Output Enable input (OE) is HIGH. All but one device must be in the HIGH impedance state to avoid currents exceeding the maximum ratings if outputs of the 3-state devices are tied together. Design of the Output Enable signals must ensure that there is no overlap when outputs of 3-state devices are tied together.

FUNCTION TABLE

OUTFUT ENABLE	SELECT INPUT	DATA INPUTS		OUTPUTS
ŌĒ	s	l _o	11	Ÿ
Н	X	Х	Х	(Z)
L	Н	X	L	н
L	Н	X	Н	L
L	L	L	×	Н
L	L	Н	X	L

H = HIGH voltage level

L = LOW voltage level

X = Don't care

(Z) = HIGH impedance (off) state

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	748	748	UNIT
Vcc	Supply voltage	7.0	7.0	٧
VIN	Input voltage	-0.5 to +7.0	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

			74LS			74\$			
	PARAMETER	Min	Nom	Max	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V	
V _{IH}	HIGH-level input voltage	2.0			2.0			V	
V _{IL}	LOW-level input voltage	-		+0.8			+0.8	V	
l _{IK}	Input clamp current			-18			-18	mA	
Іон	HIGH-level output current			-2.6			-6.5	mA	
loL	LOW-level output current			24			20	mA	
T _A	Operating free-air temperature	0		70	0		70	°C	

December 4, 1985 5-449

74LS258A, S258

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER			coupirious1		74LS258A			74S258			
		TE	TEST CONDITIONS1			Typ ²	Max	Min	Typ ²	Max	UNIT
.,		V _{CC} = MIN,	I _{OH} = MAX	I _{OH} = MAX I _{OH} = -1mA (74S)		3.1		2.4	3.2		٧
VOH	HIGH-level output voltage	V _{IH} = MIN, V _{IL} = MAX	I _{OH} = -1mA				-	2.7			>
		V _{CC} = MIN,	I _{OL} = MAX			0.35	0.5			0.5	٧
VOL	LOW-level output voltage	V _{IH} = MIN, V _{IL} = MAX	I _{OL} = 12mA	I _{OL} = 12mA (74LS)		0.25	0.4				٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I	= I _{IK}				-1.5			-1.2	>
	Off-state output current,	V - MAY 1	/ _ NAINI	V _O = 2.7V			20				μΑ
lozh	HIGH-level voltage applied	V _{CC} = MAX, V	$V_{IH} = MIN$ $V_O = 2.4V$							50	μΑ
	Off-state output current,	V 444 1	V _O = 0.4V				-20				μΑ
lozL	LOW-level voltage applied	V _{CC} = MAX, V	IH = MIN	V _O = 0.5V						-50	μΑ
			V ₁ = 5.5V							1.0	mA
l _i	Input current at maximum input voltage	V _{CC} = MAX	V 7.0V	S input			0.2				mA
	input voltage		V ₁ = 7.0V	Other inputs			0.1				mA
	INCILL - I i - I i - I - I - I - I - I - I - I		\\ 0.7\\	S input			40			100	μΑ
ІН	HIGH-level input current	V _{CC} = MAX	V _I = 2.7V	Other inputs			20			50	μΑ
			V 0.01	S input			-0.8				mA
			V _I = 0.4V	Other inputs			-0.4				mA
l _{IL}	LOW-level input current	V _{CC} = MAX		S input						-4	mA
			V _I = 0.5V	Other inputs						-2	mA
los	Short-circuit output current ³	V _{CC} = MAX			-30		-130	-40		-100	mA
			I _{CCH} O	utputs HIGH		4	7		36	56	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX	I _{CCL} O	utputs LOW		8.8	14		52	81	mA
			Iccz O	utputs OFF		12	19		56	87	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74LS		7-		
	PARAMETER	TEST CONDITIONS	C _L = 45pF,	$\mathbf{R_L} = 667\Omega$	C _L = 15pF,	$R_L = 280\Omega$	UNIT
			Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay Data to output	Waveform 4		18 18		6.0 6.0	ns
t _{PLH} t _{PHL}	Propagation delay Select to output	Waveforms 1 & 4		21 21		12 12	ns
t _{PZH}	Output enable to HIGH level	Waveform 2		30		19.5	ns
t _{PZL}	Output enable to LOW level	Waveform 3		30		21	ns
t _{PHZ}	Output disable from HIGH level	Waveform 2, C _L = 5pF		30		8.5	ns
t _{PLZ}	Output disable from LOW level	Waveform 3, C _L = 5pF		25		14	ns

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = 25°C.

^{3.} los is tested with V_{OUT} = + 5.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


^{4.} Measure ICC with all outputs open and all possible inputs grounded while achieving the stated output conditions.

74LS258A, S258

AC WAVEFORMS




 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.




V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Waveform 3. 3-State Enable Time To Low Level And Disable Time From Low Level



V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.


Waveform 2. 3-State Enable Time To High Level
And Disable Time From High Level



V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Waveform 4. Propagation Delay Data And Select Output

TEST CIRCUITS AND WAVEFORMS



Test Circuit For 3-State Outputs

POSITIVE PULSE 10% 10% 10% AMP (V) POSITIVE PULSE 10% 90% AMP (V) WF06450S

 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Input Pulse Definition

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
tpzL	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

DEFINITIONS

- R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.
- $C_L = \mbox{Load}$ capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.
- D = Diodes are 1N916, 1N3064, or equivalent.
- $R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.
- t_{TLH} , t_{THL} Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS						
FAMILT	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

74LS259 Latch

8-Bit Addressable Latch Product Specification

Logic Products

FEATURES

- Combines demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Common Clear input
- Useful as a 1-of-8 active HIGH decoder

DESCRIPTION

The '259 addressable latch has four distinct modes of operation that are selectable by controlling the Clear and Enable inputs (see Function Table). In the addressable latch mode, data at the Data (D) inputs is written into the addressed latches. The addressed latches will follow the Data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the Data or Address inputs. To eliminate the possibility of entering erroneous data in the

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS259	19ns	22mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74LS259N '
Plastic SO-16	N74LS259D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
All	Inputs	1LSul
All	Outputs	10LSul


NOTE:

A 74LS unit load (LSuI) is $20\mu A~I_{IH}$ and $-0.4mA~I_{IL}$.


latches, the enable should be held HIGH (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode ($\overline{\text{CLR}} = \overline{\text{E}} = \text{LOW}$), addressed outputs will follow the level of


the D inputs, with all other outputs LOW. In the clear mode, all outputs are LOW and unaffected by the Address and Data inputs.

PIN CONFIGURATION




LOGIC SYMBOL





Latch 74LS259

LOGIC DIAGRAM



MODE SELECT—FUNCTION TABLE

OPERATING			INP	UTS						OUT	PUTS			
MODE	CLR	Ē	D	A ₀	A ₁	A ₂	Qo	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Q ₇
Clear	L	н	X	X	Х	×	L	L	L	L	L	L	L	L
	L	L	d	L	L	L	Q = d	L	L	L	L	L	L	L
	L	L	d	Н	L	L	L	Q = d	L	L	L	L	L	L
Demultiplex	L	L	d	L	. н	L	L	L	Q = d	L	L	L	L	L
(active HIGH decoder	•		•				•			•		•		
when D = H)		•	•							•	•	•		
		٠.					. •	•		•	•		•	
	L	, L	d	Н	Н	Н	L	L	L	L	L	L	L	Q = d
Store (do nothing)	Н	Н	X	Х	×	Х	q ₀	q ₁	q ₂	q 3	q ₄	q 5	q ₆	q ₇
	Н	L	d	. L	L	L	Q = d	91	q ₂	q ₃	q ₄	q ₅	q ₆	q ₇
	H	L	d	Н	L	L	qo	Q = d	q ₂	q ₃	94	q 5	96	97
	Н	L	d	L	. н.	L	qo	q ₁	Q = d	q 3	94	95	q ₆	97
Addressable latch		•		•						•	•	•	•	
		•	•							•				
	•	•	•	•		•	•	•		•				•
	Н	L	d	Н	Н	Н	q ₀	q ₁	q ₂	q_3	94	q 5	q ₆	Q = d

H = HIGH voltage level steady state.

L = LOW voltage level steady state.

X = Don't care.

d = HIGH or LOW data one set-up time prior to the LOW-to-HIGH Enable transition.

q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.

Signetics Logic Products Product Specification

Latch 74LS259

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	24244575		74LS				
PARAMETER		Min	Nom	Max	UNIT		
V _{CC}	Supply voltage	4.75	5.0	5.25	٧		
V _{IH}	HIGH-level input voltage	2.0			V		
V _{IL}	LOW-level input voltage			+0.8	V		
l _{iH}	Input clamp current			-18	mA		
Іон	HIGH-level output current			-400	μΑ		
l _{OL}	LOW-level output current			8	mA		
T _A	Operating free-air temperature	0		70	°C		

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			TEST CONDITIONS ¹		74LS259		
	PARAMETER	TEST COND			Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V	IL = MAX, I _{OH} = MAX	2.7	3.4		٧
.,	1 OW I and a standard and	V _{CC} = MIN, V _{IH} = MIN,	I _{OL} = MAX		0.35	0.5	٧
V _{OL}	LOW-level output voltage	V _{IL} = MAX	I _{OL} = 4mA (74LS)		0.25	0.4	V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}	•			-1.5	V
Iţ	Input current at maximum input voltage	$V_{CC} = MAX, V_I = 7.0V$				0.1	mA
l _{IH}	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$				20	μΑ
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_I = 0.4V$				-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX	V _{CC} = MAX			-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX			22	36	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure $I_{\mbox{\footnotesize CC}}$ with the inputs grounded and the outputs open.

74LS259

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74		
	PARAMETER	TEST CONDITIONS	C _L = 15pF	UNIT	
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay Enable to output	Waveform 1		35 24	ns
t _{PLH} t _{PHL}	Propagation delay Data to output	Waveform 2		32 21	ns
t _{PLH} t _{PHL}	Propagation delay Address to output	Waveform 3		38 29	ns
t _{PHL}	Propagation delay, clear to output	Waveform 4		27	ns

AC SET-UP REQUIREMENTS

PARAMETER		TEST COMPLETIONS	74		
		TEST CONDITIONS	Min	Max	UNIT
t _W	Enable pulse width	Waveform 1	15		ns
tw	Clear pulse width	Waveform 4	15		ns
t _s (H)	Set-up time HIGH, data to enable	Waveform 5	15		ns
t _h (H)	Hold time HIGH, data to enable	Waveform 5	5		ns
t _s (L)	Set-up time LOW, data to enable	Waveform 5	15		ns
t _h (L)	Hold time LOW, data to enable	Waveform 5	5		ns
t _s	Set-up time, address to enable ^(a)	Waveform 6	15		ns
th	Hold time, address to enable(b)	Waveform 6	15		ns

NOTES:


5

a. The Address to Enable set-up time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.

b. The Address to Enable hold time is the time after the LOW-to-HIGH Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.

Latch 74LS259

AC WAVEFORMS




AMP (V)

· ov

Latch 74LS259

TEST CIRCUITS AND WAVEFORMS



V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families. Input Pulse Definition

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators

D = Diodes are 1N916, 1N3064, or equivalent.

 t_{TLH} , t_{THL} Values should be less than or equal to the table

INPUT PULSE REQUIREMENTS Rep. Rate **Pulse Width t**TLH

FAMILY **Amplitude** t_{THL} 74 3.0V 1MHz 500ns 7ns 7ns 74LS 3.0V 1MHz 500ns 15ns 6ns **74S** 3.0V 1MHz 500ns 2.5ns 2.5ns

74LS260, S260 Gates

Dual 5-Input NOR Gate Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS260	9ns	4mA
74S260	4ns	22mA

FUNCTION TABLE

	OUTPUT				
A	В	С	D	E	Y
Н	Х	Х	Х	х	L
×	Н	Х	Х	Х	L
×	X	н	Х	×	L
х	X	X	Н	X	L
×	X	×	Х	H	L
L	L	L	L	L	н

H = HIGH voltage level
L = LOW voltage level

X = Don't care

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74S260N, N74LS260N
Plastic SO-14	N74LS260D, N74S260D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	748	74LS
A-E	Inputs	1Sul	1LSul
Υ	Outputs	10Sul	10LSul


NOTE:


Where a 74S unit load (Sul) is $50\mu\text{A}\ l_{\text{IH}}$ and $-2.0\text{mA}\ l_{\text{IL}}$, and a 74LS unit load (LSul) is $20\mu\text{A}\ l_{\text{IH}}$ and $-0.4\text{mA}\ l_{\text{II}}$.

PIN CONFIGURATION



LOGIC SYMBOL





Gates

74LS260, S260

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	748	UNIT
Vcc	Supply voltage	7.0	7.0	V
VIN	Input voltage	-0.5 to +7.0	-0.5 to +5.5	٧
In	Input current	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
T _A	Operating free-air temperature range	O to	0 to 70	

RECOMMENDED OPERATING CONDITIONS

			74LS			745		
	PARAMETER		Nom	Max	Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			2.0			V
VIL	LOW-level input voltage			+0.8			+0.8	٧
lık	Input clamp current			-18			-18	mA
Іон	HIGH-level output current			-400			-1000	μΑ
loL	LOW-level output current		-	8			20	mA
TA	Operating free-air temperature	0		70	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					74LS26	0	74S260				
PARAMETER		TES	TEST CONDITIONS1		Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, \	/IL = N	IAX, I _{OH} = MAX	2.7			2.7			٧
V-	LOW-level output voltage	V _{CC} = MIN,		I _{OL} = MAX			0.5			0.5	٧
V _{OL}	LOVV-level output voltage	V _{IH} = MIN		I _{OL} = 4mA (74LS)			0.4				٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I	i = IIK				-1.5			-1.2	٧
ı.	Input current at maximum	V _{CC} = MAX		V _i = 5.5V						1.0	mA
lı	input voltage	VCC - W/AX		V _I = 7.0V			0.1				mA
Iн	HIGH-level Input current	V _{CC} = MAX		V _I = 2.7V			20			50	μΑ
Ιμ	LOW-level input current	V _{CC} = MAX		V _I = 0.4V			-0.4				mA
'IL	2011-level input current	ACC - MAY		V _i = 0.5V						-2	mA
los	Short-circuit output current ³	V _{CC} = MAX			-15		-100	-40		-100	mA
loc	Supply current (total)	V _{CC} = MAX	Іссн	Outputs HIGH			4		17	29	mA
.00	ICC Supply current (total)	Iccl		Outputs LOW			5.5		26	45	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.
- 3. los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


Gates

74LS260, S260


AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER			74	LS	7		
		TEST CONDITIONS	C _L = 15pF	, R _L = 2k Ω	C _L = 15pF,	$R_L = 280\Omega$	UNIT
			Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1		12 12		5.5 6.0	ns

AC WAVEFORM



TEST CIRCUITS AND WAVEFORMS



Test Circuit For 74 Totem-Pole Outputs

Input Pulse Definitions

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mathsf{TLH.}} \; t_{\mathsf{THL}}$ Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS								
FAMILT	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

74LS266 Gate

Quad 2-Input Exclusive-NOR Gate (Open Collector) Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS266	18ns	8mA

FUNCTION TABLE

INP	OUTPUT	
A	В	Y
L	L	н
L	н	L
н	L	L
н	н	Н

H = HIGH voltage level L = LOW voltage level

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS266N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
A, B	Inputs	2LSul
Y	Output	10LSul


NOTE:


A 74LS unit load (LSul) is 20µA IIH and -0.4mA IIL.

PIN CONFIGURATION



LOGIC SYMBOL





Signetics Logic Products Product Specification

Gate 74LS266

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	TINU
Vcc	Supply voltage	7.0	٧
VIN	Input voltage	-0.5 to +7.0	٧ ,
l _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	040445770		74LS				
	PARAMETER	Min	Nom	Max	UNIT		
V _{CC}	Supply voltage	4.75	5.0	5.25	٧		
V _{IH}	HIGH-level input voltage	2.0			٧		
V _{IL}	LOW-level input voltage			+0.8	٧		
lik	Input clamp current			-18	mA		
V _{OH}	HIGH-level output voltage			5.5	٧		
I _{OL}	LOW-level output current			8	mA		
TA	Operating free-air temperature	0		70	°C		

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		TEST CONDITIONS ¹			74LS266			
	PARAMETER	TEST CON	Min	Typ ²	Max	UNIT		
Іон	HIGH-level output current	V _{CC} = MIN, V _{IH} = MIN,			100	μА		
V	LOVAL lovel autout valtage	V _{CC} = MIN,V _{IH} = MIN,	I _{OL} = MAX		0.35	0.5	٧	
V _{OL}	LOW-level output voltage $V_{IL} = MAX$	I _{OL} = 4mA		0.25	0.4	٧		
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				-1.5	٧	
lį	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V				0.2	mA	
liH	HIGH-level input current	V _{CC} = MAX, V _I = 2.7V				40	μΑ	
IIL	LOW-level input current	V _{CC} = MAX, V _I = 0.4V				-0.8	mA	
loc	Supply current ⁴ (total)	V _{CC} = MAX			8	13	mA	

NOTES:

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			74		
	PARAMETER	TEST CONDITIONS	C _L = 15pF	UNIT	
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay A or B to output	Waveform 1, other input LOW		30 30	ns
t _{PLH} t _{PHL}	Propagation delay A or B to output	Waveform 2, other input HIGH		30 30	ns

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = 25°C.


^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Measure I_{CC} with one input of each gate at 4.5V, the other inputs grounded and the outputs open.

74LS266 Gate

AC WAVEFORMS





DEFINITIONS

 R_L = Load resistor to V_{CC_i} see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

 t_{TLH} , t_{THL} Values should be less than or equal to the table entries.

54441 V	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

74LS273, S273 Flip-Flops

Octal D Flip-Flops

Product Specification

Logic Products

FEATURES

- Ideal buffer for MOS microprocessor or memory
- Eight edge-triggered D flip-flops
- High speed Schottky version available
- Buffered common clock
- Buffered, asynchronous Master Reset
- Slim 20-pin plastic and ceramic DIP packages
- See '377 for Clock Enable version
- See '373 for transparent latch version
- See '374 for 3-state version

DESCRIPTION

The '273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset ($\overline{\text{MR}}$) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transi-

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74LS273	40MHz	17mA
74S273	95MHz	109mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to $+70$ °C
Plastic DIP	N74S273N, N74LS273N
Plastic SOL-20	N74LS273D, N74S273D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	PINS DESCRIPTION		74LS		
All Inputs		1Sul	1LSul		
All	Outputs	10Sul	10LSul		

NOTE


A 74S unit load (Sul) is 50μ A I_{IH} and -2.0mA I_{IL} and a 74LS unit load (LSul) is 20μ A I_{IH} and -0.4mA I_{IL}.

tion, is transferred to the corresponding flip-flop's Q output.


All outputs will be forced LOW independently of Clock or Data inputs by a LOW


voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

PIN CONFIGURATION




LOGIC SYMBOL





74LS273, S273

LOGIC DIAGRAM



MODE SELECT—FUNCTION TABLE

0000171110 11007		INPUTS				
OPERATING MODE	MR	СР	Dn	Qn		
Reset (clear)	L	Х	х	L		
Load "1"	Н	1	h	Н		
Load ''0''	Н	1	ı	L		

H = HIGH voltage level steady state.

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level steady state.

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.

X = Don't care.

↑ = LOW-to-HIGH clock transition.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
VIN	Input voltage	-0.5 to +7.0	-0.5 to +5.5	V
IIN	Input current	-30 to +1	-30 to +5	mA .
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to	°C	

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74LS			748		
			Nom	Max	Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+0.8	٧
lık	Input clamp current			-18			-18	mA
Іон	HIGH-level output current			-400			-1000	μΑ
loL	LOW-level output current			8			20	mA
TA	Operating free-air temperature	0		70	0		70	°C

Flip-Flops

74LS273, S273

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST CONDITIONS1		74LS273			74S273			
				Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX		2.7	3.4		2.7			٧
	LOW love and water	V _{CC} = MIN,	I _{OL} = MAX		0.35	0.5			0.5	V
VOL	LOW-level output voltage	age V _{IH} = MIN, V _{IL} = MAX	I _{OL} = 4mA (74LS)		0.25	0.4				V
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				-1.5			-1.2	٧
	Input current at maximum	V - MAY	V _I = 5.5V						1.0	mA
l h	input voltage	V _{CC} = MAX	V _I = 7.0V			0.1				mA
I _{IH}	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7$	7V			20			50	μΑ
	10001	V MAY	V _I = 0.4V			-0.4				mA
I _{IL}	LOW-level input current	V _{CC} = MAX	V _I ≈ 0.5V						-2.0	mA
los	Short-circuit output current ³	V _{CC} = MAX		-20		-100	-40		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX			17	27		109	150	mA

NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure ICC after a momentary ground, then 4.5V is applied to clock with all outputs open and 4.5V applied to all Data inputs and the Master Reset input.

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER			74	4LS	74S		
		TEST CONDITIONS	C _L = 15pF	$C_L = 15pF, R_L = 2k\Omega$		$C_L = 15 pF, R_L = 280 \Omega$	
			Min	Max	Min Max		
f _{MAX}	Maximum clock frequency	Waveform 1	30		75		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		27 27		15 15	ns
t _{PHL}	Propagation delay, MR to output	Waveform 2		27		15	ns


NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.


AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0v

	D.4.D.4.M.T.T.D.		74	ILS	748		
PARAMETER		TEST CONDITIONS	Min	Max	Min Max		UNIT
t _W (L)	Clock pulse width (LOW)	Waveform 1	20		7.0		ns
t _W	Master Reset pulse width	Waveform 2	20		10		ns
t _S (H)	Set-up time, HIGH data to CP	Waveform 3	20		5.0		ns
t _h (H)	Hold time, HIGH data to CP	Waveform 3	5.0		3.0		ns
t _s (L)	Set-up time, LOW data to CP	Waveform 3	20		5.0		ns
t _h (L)	Hold time, LOW data to CP	Waveform 3	5.0		3.0		ns
t _{rec}	Recovery time, MR to CP	Waveform 2	25		5.0		ns

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

RL = Load resistor to VCC; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT}

of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 t_{TLH} , t_{THL} Values should be less than or equal to the table entries

Input Pulse Definition

EA SAUL V	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

74279 Latch

Quad Set-Reset Latch Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74279	13ns	18mA

FUNCTION TABLE

INPUTS			OUTPUT
Ī5₁	\bar{S}_2	R	Q
L	L	L	h
L	X	Н	н
X	L	н	Н
Н	н	L	L
Н	н	Н	No change

- L = LOW voltage level.
- H = HIGH voltage level.
- X = Don't care.
- h = The output is HIGH as long as \overline{S}_1 or \overline{S}_2 is LOW. If all inputs go HIGH simultaneously, the output state is indeterminate; otherwise, it follows the truth table.

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74279N
Plastic SO-16	N74279D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74
All	Inputs	1ul
Q	Output	10ul


NOTE:


A 74 unit load (ul) is 40μ A I_{IH} and -1.6mA I_{IL}.

PIN CONFIGURATION



LOGIC SYMBOL





Latch 74279

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74		
			Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			V
V _{IL}	LOW-level input voltage			+0.8	V
l _{IK}	Input clamp current			-12	mA
Юн	HIGH-level output current			-800	μΑ
l _{OL}	LOW-level output current		1	16	mA
T _A	Operating free-air temperature	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		1		74279			
	PARAMETER	TEST CONDITIONS ¹	Min	Min Typ ² Max		UNIT	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX	2.4	3.4		٧	
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OL} = MAX		0.2	0.4	٧	
VIK	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$			-1.5	٧	
l ₁	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5V			1.0	mA	
I _{IH}	HIGH-level input current	$V_{CC} = MAX, V_I = 2.4V$			40	μΑ	
IIL	LOW-level input current	V _{CC} = MAX, V _I = 0.4V			-1.6	mA	
los	Short-circuit output current ³	V _{CC} = MAX	-18		-57	mA	
Icc	Supply current ⁴ (total)	V _{CC} = MAX		18	30	mA	

NOTES:


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$. 3. I_{OS} is tested with $V_{OUT} = +0.5V$ and $V_{CC} = V_{CC}$ MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure I_{CC} with all \overline{R} inputs grounded, all \overline{S} inputs at 4.5V, and all outputs open.

Latch 74279


AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

				74	
PARAMETER		TEST CONDITIONS	C _L = 15pF	, R _L = 400 Ω	UNIT
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay Set to output	Waveform 1		22 15	ns
t _{PHL}	Propagation delay Reset to output	Waveform 2		27	ns

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mbox{\scriptsize TLH}},\,t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			

500ns

2.5ns | 2.5ns

Input Pulse Definition

1MHz

74S

3.0V

74\$280 Parity Generator/Checker

9-Bit Odd/Even Parity Generator/Checker Product Specification

Logic Products

FEATURES

- Buffered inputs one normalized load
- Word-length easily expanded by cascading
- Similar pin configuration to '180 for easy system up-grading

DESCRIPTION

The '280 is a 9-bit parity generator or checker commonly used to detect errors in high-speed data transmission or data retrieval systems. Both Even and Odd parity outputs are available for generating or checking even or odd parity on up to 9 bits.

The Even parity output (Σ_E) is HIGH when an even number of Data inputs (I_0-I_8) are HIGH. The Odd parity output (Σ_O) is HIGH when an odd number of data inputs are HIGH.

Expansion to larger word sizes is accomplished by tying the Even outputs ($\Sigma_{\rm E})$

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74S280	9.9ns	67mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74S280N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74\$
I ₀ – I ₈	Data inputs	1Sul
Σε, Σο	Parity outputs	10Sul


NOTE:

A 74S unit load (Sul) is 50 µA IIH and -2.0 mA IIL.


of up to nine parallel devices to the Data inputs of the final stage. This expansion scheme allows an 81-bit data word to be


checked in less than 40ns with the 'S280.

PIN CONFIGURATION




LOGIC SYMBOL





74S280

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS	оит	PUTS
Number of HIGH data inputs $(I_0 - I_8)$	Σε	Σο
Even	Н	L
Odd	L	Н

H = HIGH voltage level

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER		UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
l _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70	°C

L = LOW voltage level

Parity Generator/Checker

74S280

RECOMMENDED OPERATING CONDITIONS

			74\$		
PARAMETER		Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			٧
V _{IL}	LOW-level input voltage			+0.8	٧
l _{IK}	Input clamp current			-18	mA
Іон	HIGH-level output current			-1000	μΑ
loL	LOW-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER			74\$280			
		TEST CONDITIONS ¹	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IL} = MAX, I _{OH} = MAX, V _{IH} = MIN	2.7	3.4		٧
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, I _{OL} = MAX, V _{IL} = MAX			0.5	٧
VIK	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}			-1.2	٧
l _L	Input current at maximum input voltage	$V_{CC} = MAX, V_I = 5.5V$			1.0	mA
lн	HIGH-level input current	$V_{CC} = MAX, V_I = 2.7V$			50	μΑ
I _{IL}	LOW-level input current	V _{CC} = MAX, V _I = 0.5V			-2	mA
los	Short-circuit output current ³	V _{CC} = MAX	-40		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX		67	105	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. I_{CS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. I_{CC} is measured with all inputs grounded and all outputs open.


AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER			7452	UNIT	
		TEST CONDITIONS	C_L = 15pF, R_L = 280 Ω		
			Min	Max	
t _{PLH}	Propagation delay Data to even output	Waveforms 1 & 2	10 11	21 18	ns
t _{PLH} t _{PHL}	Propagation delay Data to odd output	Waveforms 1 & 2	9.6 9.3	21 18	ns


Parity Generator/Checker

745280

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



Test Circuit For 74 Totem-Pole Outputs

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

t_{TLH}, t_{THL} Values should be less than or equal to the table entries.

INPUT PULSE REQUIREMENTS					
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns

74LS283 Adder

4-Bit Full Adder With Fast Carry Product Specification

Logic Products

FEATURES

- High-speed 4-bit binary addition
- Cascadable in 4-bit increments
- Fast internal carry lookahead

DESCRIPTION

The '283 adds two 4-bit binary words (A_n plus B_n) plus the incoming carry. The binary sum appears on the Sum outputs ($\Sigma_1 - \Sigma_4$) and the outgoing carry (C_{OUT}) according to the equation:

$$\begin{aligned} &C_{\text{IN}} + (A_1 + B_1) + 2(A_2 + B_2) \\ &+ 4(A_3 + B_3) + 8(A_4 + B_4) \\ &= \Sigma_1 + 2\Sigma_2 + 4\Sigma_3 + 8\Sigma_4 + 16C_{\text{OUT}} \\ &\text{Where (+) = plus.} \end{aligned}$$

Due to the symmetry of the binary add function, the '283 can be used with either all active HIGH operands (positive logic) or all active LOW operands (negative logic) – see Function Table. In case of all active LOW operands the results $\Sigma_1-\Sigma_4$ and C_{OUT} should be interpreted also as active LOW. With active HIGH inputs, C_{IN} cannot be left open; it must be held LOW when no ''carry in'' is

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS283	13ns	20mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74LS283N
Plastic SO-16	N74LS283D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
A, B	Inputs	2LSul
C _{IN}	Input	1LSul
All	Outputs	10LSul


NOTE:

A 74LS unit load (LSuI) is 20 µA IIH and -0.4mA IIL.


intended. Interchanging inputs of equal weight does not affect the operation,

thus C_{IN} , A_1 , B_1 can arbitrarily be assigned to pins 5, 6, 7, etc.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




December 4, 1985 5-475 853-0472 81500

Adder

74LS283

LOGIC DIAGRAM



FUNCTION TABLE

PINS	CIN	A ₁	A ₂	A ₃	A ₄	B ₁	B ₂	В3	В4	Σ,	Σ2	Σ3	Σ4	C _{OUT}
Logic levels	L	٦	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

Example: 1001 1010 10011 (10 + 9 = 19)(carry + 5 + 6 = 12)

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

H = HIGH voltage level L = LOW voltage level

Adder 74LS283

RECOMMENDED OPERATING CONDITIONS

			74LS				
PARAMETER		Min	Nom	Max	UNIT		
V _{CC}	Supply voltage	4.75	5.0	5.25	٧		
V _{IH}	HIGH-level input voltage	2.0			٧		
V _{IL}	LOW-level input voltage			+0.8	٧		
lik	Input clamp current	1		-18	mA		
ЮН	HIGH-level output current			-400	μΑ		
l _{OL}	LOW-level output current			8	mA		
TA	Operating free-air temperature	0		70	°C		


DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

DADAMETED				74LS283			
	PARAMETER	TEST COND	TEST CONDITIONS ¹		Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{II}	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX				V
V	V _{OL} LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN,	I _{OL} = MAX		0.35	0.5	٧
VOL		V _{IL} = MAX	I _{OL} = 4mA (74LS)		0.25	0.4	٧
VIK	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{IK}$				-1.5	٧
	Input current at maximum input voltage	V 144V V 70V	A, B inputs			0.2	mA
11		$V_{CC} = MAX, V_1 = 7.0V$	C _{IN} input			0.1	mA
		V 144V V 0.7V	A, B inputs			40	μΑ
ин	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$	C _{IN} input			20	μΑ
	10041		A, B inputs			-0.8	mA
IIL.	LOW-level input current	$V_{CC} = MAX, V_i = 0.4V$	C _{IN} input			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-20		-100	mA
			Condition 1		22	39	mA
Icc	Supply current4 (total)	V _{CC} = MAX	Condition 2		19	34	mA
			Condition 3		19	34	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. I_{CC} should be measured with all outputs open and the following conditions:
- Condition 1: All inputs grounded.
- Condition 2: All B inputs LOW, other inputs at 4.5V.
- Condition 3: All inputs at 4.5V.

AC WAVEFORMS



Adder

74LS283

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			7		
	PARAMETER	TEST CONDITIONS	C _L = 15pl	UNIT	
		14	Min	Max	
t _{PLH} t _{PHL}	Propagation delay C_{IN} to Σ_1	Waveforms 1 & 2		24 24	ns
t _{PLH} t _{PHL}	Propagation delay C_{IN} to Σ_2	Waveforms 1 & 2		24 24	ns
t _{PLH} t _{PHL}	Propagation delay C_{IN} to Σ_3	Waveforms 1 & 2		24 24	ns
t _{PLH} t _{PHL}	Propagation delay C_{IN} to Σ_4	Waveforms 1 & 2		24 24	ns
t _{PLH} t _{PHL}	Propagation delay A_{l} or BV_{l} to Σ_{l}	Waveforms 1 & 2		24 24	ns
t _{PLH}	Propagation delay C _{IN} to C _{OUT}	Waveform 2		17 22	ns
t _{PLH}	Propagation delay A _I or B _I to C _{OUT}	Waveforms 1 & 2		17 17	ns

FAMILY


74


74LS

74S

3.0V

TEST CIRCUITS AND WAVEFORMS





 V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families. Input Pulse Definition

1MHz

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mbox{\scriptsize TLH}},\,t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

IN	PUT PULSE	REQUIREME	NTS	
mplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}
3.0V	1MHz	500ns	7ns	7ns
3.0V	1MHz	500ns	15ns	6ns

500ns

2.5ns

2.5ns

74LS290 Counter

Decade Counter

Product Specification

Logic Products

DESCRIPTION

The '290 is a 4-bit, ripple type decade counter. The device consists of four master-slave flip-flops internally connected to provide a divide-by-two section and a divide-by-five section. Each section has a separate Clock input to initiate state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes.

A gated AND asynchronous Master Reset (MR₁ · MR₂) is provided which overrides both clocks and resets (clears) all the flip-flops. Also provided is a gated AND asynchronous Master Set (MS₁ · MS₂) which overrides the Clock and MR inputs, setting the outputs to nine (HLLH).

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74LS290	42MHz	9mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS290N
Plastic SO-14	N74LS290D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
MR, MS	Inputs	1LSul
CP₀	Input	4LSul
CP₁	Input	8LSul
All	Outputs	10LSul


NOTE:


A 74LS unit load (LSuI) is $20\mu A~l_{IH}$ and $-0.4mA~l_{IL}$.

PIN CONFIGURATION



LOGIC SYMBOL





Counter


74LS290

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the device may be operated in various counting modes. In a BCD (8421) counter the \overline{CP}_1 input must be externally connected to the Q_0 output. The \overline{CP}_0 input receives the incoming count, producing a

BCD count sequence. In a symmetrical biquinary divide-by-ten counter the Q_3 output must be connected externally to the $\overline{\mathbb{CP}}_0$ input. The input count is then applied to the $\overline{\mathbb{CP}}_1$ input and a divide-by-ten square wave is obtained at output Q_0 . To operate as a divide-by-two and a divide-by-five counter, no exter-

nal interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function $(\overline{CP}_0$ as the input and Q_0 as the output). The \overline{CP}_1 input is used to obtain divide-by-five operation at the Q_3 output.

LOGIC DIAGRAM



BCD COUNT SEQUENCE — FUNCTION TABLE

COUNT	OUTPUTS					
COUNT	Q ₀	Q ₁	Q ₂	Q ₃		
0	L	L	L	L		
1	н	L	L	L		
2	L	Н	L	L		
3	Н	н	L	L		
4	L	L	н	L		
5	H	L	н	L		
6	L	н	н	L		
7	н	н	н	L		
8	L	L	L	н		
9	H	L	L	Н		

NOTE:

Output Q₀ connected to input CP₁.

MODE SELECTION — FUNCTION TABLE

	RESET INPUTS				OUTI	PUTS		
MR ₁	MR ₂	MS ₁	MS ₂	Q ₀	Q ₁	Q ₂	Q ₃	
Н	Н	L	Х	L	L	L	L	
н	Н	X	L	L	L	L	L	
X	x	н	Н	н	L	L	Н	
L	x	L	x	Count				
X	L	X	L	Count				
L	x	X	L	Count				
X	L	L	x	Count				

H = HIGH voltage level

L = LOW voltage level

X = Don't care

Counter 74LS290

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70	°C

NOTE

RECOMMENDED OPERATING CONDITIONS

	DADAMETER		74LS			
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	V	
V _{IH}	HIGH-level input voltage	2.0			V	
V _{IL}	LOW-level input voltage			+0.8	V	
lıĸ	Input clamp current			-18	mA	
Юн	HIGH-level output current			-400	μΑ	
loL	LOW-level output current			8	mA	
TA	Operating free-air temperature	0		70	°C	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

242445752				1	74LS290			
	PARAMETER		TEST CONDITIONS ¹		Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$, $I_{OH} = MAX$		2.7	3.4		٧	
.,	1004/1	V _{CC} = MIN, V _{IH} = MIN, I _{OL} =		I _{OL} = MAX		0.35	0.5	٧
V _{OL}	LOW-level output voltage	V _{IL} = MAX		I _{OL} = 4mA (74LS)		0.25	0.4	٧
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$				-1.5	V	
		V ₁ = 7.0V		MR, MS inputs			0.1	mA
l ₁	Input current at maximum input voltage	$V_{CC} = MAX$		CP₀ input			0.2	mA
	input voitage		CP₁ input			0.4	mA	
,				MR, MS inputs			20	μΑ
I _{IH}	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$ $\overline{CP_0} \text{ input}^5$ $\overline{CP_1} \text{ input}^5$		CP₀ input ⁵			40	μΑ
				CP₁ input ⁵			80	μΑ
				MR, MS inputs			-0.4	mA
IIL	LOW-level input current	V _{CC} = MAX, V _I = 0.4V		CP₀ input			-2.4	mA
				CP₁ input			-3.2	mA
los	Short-circuit output current ³	V _{CC} = MAX		-20		-100	mA	
Icc	Supply current ⁴ (total)	V _{CC} = MAX				9	15	mA

NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = 25°C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. ICC is measured with all outputs open, both MR inputs grounded following momentary connection to 4.5V, and all other inputs grounded.
- 5. The maximum limit for the 54LS290 is only $80\mu A$ for \overline{CP}_0 and $160\mu A$ for \overline{CP}_1 inputs.

V_{IN} limited to +5.5V on CP₀ and CP₁ inputs only.

Counter

74LS290

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

				74LS	
	PARAMETER	TEST CONDITIONS	C _L = 15	pF, R _L = 2k Ω	UNIT
			Min	Max	
f _{MAX}	CP ₀ input count frequency	Waveform 1	32		MHz
f _{MAX}	CP₁ input count frequency	Waveform 1	16		MHz
t _{PLH}	Propagation delay CP ₀ input to Q ₀ output	Waveform 1		16 18	ns
t _{PLH}	Propagation delay CP ₁ input to Q ₁ output	Waveform 1		16 21	ns
t _{PLH} t _{PHL}	Propagation delay CP ₁ input to Q ₂ output	Waveform 1		32 35	ns
t _{PLH}	Propagation delay CP ₁ input to Q ₃ output	Waveform 1		32 35	ns
t _{PLH}	Propagation delay CP ₀ input to Q ₃ output	Waveform 1		48 50	ns
t _{PHL}	MR input to any output	Waveform 2		40	ns
t _{PLH}	MS input to Q ₀ and Q ₃ outputs	Waveform 3		30	ns
t _{PHL}	MS input to Q ₁ and Q ₂ outputs	Waveform 2		40	ns

NOTE:


Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0V$


DADAMETER		TEST COMPLETIONS	74LS		111117
	PARAMETER	TEST CONDITIONS	Min	Max	UNIT
t _W	다 pulse width	Waveform 1	15		ns
t _W	CP₁ pulse width	Waveform 1	30		ns
t _W	MR pulse width	Waveform 2	15		ns
t _{rec}	Recovery time, MR to CP	Waveform 2	25		ns
t _{rec}	Recovery time, MS to CP	Waveforms 2 and 3	25		ns

Counter 74LS290

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



Signetics

74LS293 Counter

4-Bit Binary Ripple Counter Product Specification

Logic Products

DESCRIPTION

The '293 is a 4-bit ripple type binary counter. The device consists of four master-slave flip-flops internally connected to provide a divide-by-two section and a divide-by-eight section. Each section has a separate Clock input to initiate state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes.

A gated AND asynchronous Master Reset (MR₁ MR₂) is provided which overrides both clocks and resets (clears) all the flip-flops.

ТҮРЕ	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)		
74LS293	42MHz	9mA		

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS293N
Plastic SO-14	N74LS293D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
MR	Inputs	1LSul
CP₀	Input	6LSul
CP₁	Input	4LSul
All	Outputs	10LSul


NOTE

A 74LS unit load (LSuI) is 20 μA I $_{\text{IH}}$ and -0.4mA I $_{\text{IL}}.$


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




5

Counter

74LS293

LOGIC DIAGRAM



Since the output from the divide-by-two section is not internally connected to the succeeding stages, the device may be operated in various counting modes. In a 4-bit ripple counter the output Qo must be connected externally to input \overline{CP}_1 . The input count pulses are applied to input $\overline{\text{CP}}_0$. Simultaneous divisions of 2, 4, 8 and 16 are preformed at the Q₀, Q₁, Q₂ and Q₃ outputs as shown in the function table. As a 3-bit ripple counter the input count pulses are applied to input CP₁. Simultaneous frequency divisions of 2, 4 and 8 are available at the Q1, Q2 and Q3 outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

FUNCTION TABLE

COUNT		OUTI	PUTS	
COUNT	Q ₀	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	н	L	L	L
2	L	н	L	L
3	Н	Н	L	L
4	L	L	н	L
5	Н	L	H [*]	L
6	L	Н	н	. L
. 7	Н	н	H	L
8	L	L	L	н
9	' Н	L	L	Н
10	L	н	L	н
11	н	Н	L	н
12	L	L	н	н
13	н	L	н	н
14	L	Н	н	н
15	Н	Н	Н	Н

NOTE:

Output Q₀ connected to input \overline{CP}_1 .

MODE SELECTION

RESET	RESET INPUTS		OUTPUTS				
MR ₁	MR ₂	Q ₀	Q ₁	Q ₂	Q ₃		
Н	Н	L	L	L	L		
L	Н		Co	unt			
Н	L	Count					
L	L		Count				

H = HIGH voltage level

L - LOW voltage level

X = Don't care

Signetics Logic Products Product Specification

Counter 74LS293

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	٧
V _{IN}	Input voltage	-0.5 to +7.0	٧
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧.
T _A	Operating free-air temperature range	0 to 70	°C

NOTE:

 V_{IN} limited to 5.5V on \overline{CP}_0 and \overline{CP}_1 inputs.

RECOMMENDED OPERATING CONDITIONS

	DADAMETED		74		
	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			٧
V _{IL}	LOW-level input voltage			+0.8	٧
lık	Input clamp current			-18	mA
Іон	HIGH-level output current			-400	μΑ
loL	LOW-level output current			8	mA
TA	Operating free-air temperature	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER			TEST CONDITIONS ¹		74LS293				
		"			Min	Typ ²	Max	UNIT	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V	I _{IH} = MIN, V	IL = N	MAX, I _{OH} = MAX	2.7	3.4		٧
.,	LOW love and autout violance	V _{CC} = MIN, V	' _{IH} = MIN,	loi	= MAX		0.35	0.5	٧
V _{OL}	LOW-level output voltage	V _{IL} = MAX	1 1/ 1441/		= 4mA (74LS)		0.25	0.4	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I	$MIN, I_1 = I_{1K}$				-1.5	V	
	Input current at maximum		V ₁ = 7.0V	'	MR inputs			0.1	mA
l _l	Input voltage	$V_{CC} = MAX$ $V_1 = 5.5$	V ₁ = 5.5V	1	CP inputs			0.2	mA
	HIGH-level input current	$V_{CC} = MAX, V_I = 2.7V$			MR inputs			20	μΑ
Ін				CP inputs ⁵			40	μΑ	
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					MR inputs			-0.4	mA
l _{IL}	LOW-level input current	V _{CC} = MAX,	$V_1 = 0.4V$		CP₀ input			-2.4	mA
		CP₁		CP₁ input			-1.6	mA	
los	Short-circuit output current ³	V _{CC} = MAX		-20		-100	mA		
Icc	Supply current ⁴ (total)	V _{CC} = MAX					9	15	mA

NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.
- 3. los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second
- 3. Measure I_{CC} with Clock inputs grounded, all outputs open, both MR inputs grounded following momentary connection to 4.5V.
- 5. The maximum limit for the 54LS293 is $80\mu A$ for \overline{CP}_0 and \overline{CP}_1 inputs.

December 4, 1985 5-486

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74	UNIT	
	PARAMETER	TEST CONDITIONS	C _L = 15pF		
			Min	Max	
f _{MAX}	CP ₀ input count frequency	Waveform 1	32		MHz
f _{MAX}	CP ₁ input count frequency	Waveform 1	16		MHz
t _{PLH} t _{PHL}	Propagation delay CP ₀ input to Q ₀ output	Waveform 1		16 18	ns
t _{PLH} t _{PHL}	Propagation delay CP ₁ input to Q ₁ output	Waveform 1		16 21	ns
t _{PLH}	Propagation delay CP ₁ input to Q ₂ output	Waveform 1		32 35	ns
t _{PLH} t _{PHL}	Propagation delay CP ₁ input to Q ₃ output	Waveform 1		51 51	ns
t _{PLH} t _{PHL}	Propagation delay CP ₀ input to Q ₃ output	Waveform 1		70 70	ns
t _{PHL}	MR input to any output	Waveform 2		40	ns


NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_l, pulse width or duty cycle.

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V


		TEST COUNTYIOUS	74			
PARAMETER		TEST CONDITIONS	Min	Max	UNIT	
tw	CP ₀ pulse width	Waveform 1	15		ns	
tw	CP₁ pulse width	Waveform 1	30		ns	
t _W	MR pulse width	Waveform 2	15		ns	
t _{rec}	Recovery time, MR to CP	Waveform 2	25		ns	

AC WAVEFORMS



 $\rm V_M=1.5V$ for 74 and 74S; $\rm V_M=1.3V$ for 74LS. The number of Clock Pulses required between the $\rm t_{PLH}$ and $\rm t_{PHL}$ measurements can be determined from the appropriate Truth Table.

Waveform 1



 $\rm V_M=1.5V$ for 74 and 74S; $\rm V_M=1.3V$ for 74LS. The number of Clock Pulses required between the $\rm t_{PLH}$ and $\rm t_{PHL}$ measurements can be determined from the appropriate Truth Table.


Waveform 2


5

Counter

74LS293

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Input Pulse Definition

Test Circuit For 74 Open Collector Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

INPUT PULSE REQUIREMENTS FAMILY Amplitude Rep. Rate Pulse Width t_{TLH} **t**THL 74 3.0V 1MHz 500ns 7ns 7ns 74LS 3.0V 1MHz 500ns 15ns 6ns 74S 3.0V 1MHz 500ns 2.5ns 2.5ns

Signetics

74LS295B Shift Register

4-Bit Shift Register With 3-State Outputs Product Specification

Logic Products

FEATURES

- 4-bit parallel load shift register
- Independent 3-State buffer outputs
- See '395 for serial expansion and Master Reset version

DESCRIPTION

The '295B is a 4-Bit Shift Register with serial and parallel synchronous operating modes and four 3-State buffer outputs. The shifting and loading operations are controlled by the state of the Parallel Enable (PE) input. When PE is HIGH. data is loaded from the Parallel Data outputs (D₀ - D₃) into the register synchronous with the HIGH-to-LOW transition of the Clock input (CP). When PE is LOW, the data at the Serial Data input (Ds) is loaded into the Qo flip-flop, and the data in the register is shifted one bit to the right in the direction $(Q_0 \rightarrow$ $Q_1 \rightarrow Q_2 \rightarrow Q_3$) synchronous with the negative transition of the Clock. The PE and Data inputs are fully edge triggered and must be stable only one set-up time

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74LS295B	45MHz	17mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS295BN

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
All	Inputs	1LSul
All	Outputs	30LSul

NOTE:


A 74LS unit load (LSul) is 20 µA IIH and -0.4mA IIL.

prior to the HIGH-to-LOW transition of the Clock.


The 3-State output buffers are designed to drive heavily loaded 3-state buses or large capacitive loads. The active HIGH Output Enable (OE) controls all four 3-

state buffers independent of the register operation. When OE is HIGH the data in the register appears at the outputs. When OE is LOW the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




Signetics Logic Products **Product Specification**

Shift Register

74LS295B

LOGIC DIAGRAM



MODE SELECT - FUNCTION TABLE

REGISTER OPERATING MODES	INPUTS				REGISTER OUTPUTS			
	CP	PE	Ds	Dn	Q ₀	Q ₁	Q ₂	Q ₃
Shift right	‡		h	X X	H	q o q o	q 1 q 1	q ₂ q ₂
Parallel load	ļ	h h	X	h	H	L	H	L H

3-STATE BUFFER		INPUTS	OUTPUTS
OPERATING MODES	OE	Q _n (Register)	Q ₀ , Q ₁ , Q ₂ , Q ₃
Dood	н	L	L
Read	Н	Н	н
Disabled	L	Х	(Z)

H = HIGH voltage level.

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW clock transition.

L = LOW voltage level.
1 = LOW voltage level one set-up time prior to the HIGH-to-LOW clock transition.

qn = Lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW clock transition.

X = Don't care.

⁽Z) = HIGH impedance "off" state.

↓ = HIGH-to-LOW clock transition.

Shift Register

74LS295B

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

			74LS			
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	V	
VIH	HIGH-level input voltage	2.0			V	
V _{IL}	LOW-level input voltage			+0.8	V	
lık	Input clamp current			-18	mA	
Іон	HIGH-level output current			-2.6	mA	
loL	LOW-level output current			24	mA	
TA	Operating free-air temperature	0		70	°C	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		TEST CONDITIONS ¹		74LS295B			
	PARAMETER			Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN,	V _{IL} = MAX, I _{OH} = MAX	2.4	3.1		٧
\ <u>'</u>	LOW level autout valtage	V _{CC} = MIN,	I _{OL} = MAX		0.35	0.5	٧
V _{OL}	LOW-level output voltage	V _{IH} = MIN, V _{IL} = MAX	I _{OL} = 12mA (74LS)		0.25	0.4	V
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$				-1.5	٧
lozh	Off-state output current, HIGH-level voltage applied	V _{CC} = MAX, V _{IL} = MAX	, V _O = 2.7V			20	μΑ
lozL	Off-state output current, LOW-level voltage applied	V _{CC} = MAX, V _{IH} = MIN	V _O = 0.4V			-20	μΑ
l _t	Input current at maximum input voltage	$V_{CC} = MAX, V_I = 7.0V$				0.1	mA
I _{IH}	HIGH-level input current	$V_{CC} = MAX, V_I = 2.7V$				20	μΑ
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_I = 0.4V$				-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-30		-130	mA
	0 1 4 (1)	L. V. MAY	Condition 1		16	29	mA
lcc	Supply current ⁴ (total)	V _{CC} = MAX	V _{CC} = MAX Condition 2		17	33	mA

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Ios is tested with Vout = +0.5V and Voc = Voc MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure I_{CC} with the outputs open, D_S and PE at 4.5V, and the Data inputs grounded under the following conditions: Condition 1: OE at 4.5V and a momentary 3V, then ground, applied to the Clock input.

Condition 2: OE and Clock input grounded.

Shift Register 74LS295B

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER			7		
		TEST CONDITIONS		$C_L = 45pF, R_L = 667\Omega$	
			Min	Max	
f _{MAX}	Maximum Clock frequency	Waveform 1	30		MHz
t _{PHL} t _{PLH}	Propagation delay Clock to output	Waveform 1		23 30	ns
t _{PZH}	Enable time to HIGH level	Waveform 2		26	ns
t _{PZL}	Enable time to LOW level	Waveform 3		30	ns
t _{PHZ}	Disable time from HIGH level	Waveform 2, C _L = 5pF		20	ns
t _{PLZ}	Disable time from LOW level	Waveform 3, C _L = 5pF		20	ns


NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V

	DAGAMETER	TEST COMPLETIONS	74L	UNIT	
	PARAMETER	TEST CONDITIONS	Min	Max	UNIT
t _W	Clock pulse width	Waveform 1	16		ns
ts	Set-up time, data to clock	Waveform 4	20		ns
th	Hold time, data to clock	Waveform 4	20		ns
ts	Set-up time, PE to clock	Waveform 4	20		ns
t _h	Hold time, PE to clock	Waveform 4	10		ns


AC WAVEFORMS




Shift Register

74LS295B

TEST CIRCUITS AND WAVEFORMS





 $V_{\rm M}$ = 1.3V for 74LS; $V_{\rm M}$ = 1.5V for all other TTL families.

Input Pulse Definition

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2		
tрzн	Open	Closed		
t _{PZL}	Closed	Open		
t _{PHZ}	Closed	Closed		
t _{PLZ}	Closed	Closed		

DEF	NIT	IONS
DEF	1111	IUNS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

 $C_L = Load$ capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T = Termination$ resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.

 $t_{\mbox{\scriptsize TLH}},\,t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

	INPUT PULSE REQUIREMENTS								
FAMILY	Amplitude Rep. Rate Pulse Width		Rep. Rate Pulse Width		t _{THL}				
74	3.0V	1MHz	500ns	7ns	7ns				
74LS	3.0V	1MHz	500ns	15ns	6ns				
74S	3.0V	1MHz	500ns	2.5ns	2.5ns				

Signetics

74298, LS298 Registers

Quad 2-Port Register Product Specification

Logic Products

FEATURES

- Fully synchronous operation
- Select from two data sources
- Buffered, negative edge triggered clock

DESCRIPTION

This device is a high-speed Quad 2-Port Register. It selects 4 bits of data from two sources (Ports) under the control of a common Select input (S). The selected data is transferred to the 4-bit output register synchronous with the HIGH-to-LOW transition of the Clock input (\overline{CP}). The 4-bit register is fully edge triggered. The Data inputs (I_0 and I_1) and Select input (S) must be stable only one set-up time prior to the HIGH-to-LOW transition of the clock for predictable operation.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74298	19ns	39mA
74LS298	19ns	13mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74298N, N74LS298N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
All	Inputs	1ul	1LSul
All	Outputs	10ul	10LSul


NOTE:

Where a 74 unit load (ul) is understood to be 40 μ A I $_{IH}$ and -1.6mA I $_{IL}$, and a 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and -0.4mA I $_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



74298, LS298

LOGIC DIAGRAM



MODE SELECT - FUNCTION TABLE

OPERATING		INPU	TS	OUTPUTS	
MODE	CP	s	lo	l ₁	Q _n
Load Source ''0''	1	1	i h	X	L H
Load Source ''1''	1	h h	X	i h	L H

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW clock transition L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW clock transition.

X = Don't care

↓ = HIGH-to-LOW clock transition.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
Vcc	Supply voltage	7.0	7.0	٧
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	٧
IIN	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	O to	0 to 70	

Registers

74298, LS298

RECOMMENDED OPERATING CONDITIONS

PARAMETER		74			74LS			
		Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			2.0			V
V _{IL}	LOW-level input voltage			+0.8			+ 0.8	٧
l _{IK}	Input clamp current			-12			-18	mA
Іон	HIGH-level output current			-800			-400	μΑ
l _{OL}	LOW-level output current			16			8	mA
T _A	Operating free-air temperature	0		70	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			TEST CONDITIONS1		74298			74LS298		
PARAMETER		TEST			Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} I _{OH} = MAX	$V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX,$ $I_{OH} = MAX$		3.4		2.7	3.4		٧
	LOW love and authors	V _{CC} = MIN,	I _{OL} = MAX			0.4		0.35	0.5	٧
VOL	LOW-level output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = 4mA (74LS)					0.25	0.4	٧
VIK	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5			-1.5	٧
	Input current at maximum	V - MAY	V _I = 5.5V			1.0				mA
l _l	input voltage	V _I = 7.0V						0.1	mA	
	HICH level input ourrent	V - MAY	V _I = 2.4V			40				μΑ
ІН	HIGH-level input current	V _{CC} = MAX	V _I = 2.7V						20	μΑ
I _{IL}	LOW-level input current	$V_{CC} = MAX$, $V_1 = 0.4V$				-1.6			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-18		-57	-20		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX			39	65		13	21	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER			7	4	7	UNIT	
		TEST CONDITIONS	C _L = 15pF,	$R_L = 400\Omega$	$C_L = 15pF, R_L = 2k\Omega$		
			Min	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		27 32		27 32	ns

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.


^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.1&}lt;sub>CC</sub> is measured after applying a momentary 4.5V, followed by ground to the Clock input, with all other inputs low and all outputs open.


AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V


PARAMETER		TEGT CONDITIONS	74		74LS		110117
		TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _W	Clock pulse width	Waveform 1	20		20		ns
ts	Set-up time, data to clock	Waveform 2	15		15		ns
th	Hold time, data to clock	Waveform 2	5		5		ns
ts	Set-up time, select to clock	Waveform 2	25		25		ns
t _h	Hold time, select to clock	Waveform 2	0		0		ns

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS





 $V_{M} = 1.3V$ for 74LS; $V_{M} = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

 $\rm C_L$ = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\mbox{R}_{\mbox{\scriptsize T}} = \mbox{Termination resistance should be equal to } Z_{\mbox{\scriptsize OUT}}$ of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS							
- FAMILI	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

5

Signetics

74S350 Shifter

4-Bit Shifter With 3-State Outputs Product Specification

Logic Products

FEATURES

- Shifts 4 bits of data to 0, 1, 2, 3 places under control of two select lines
- 3-State outputs for bus organized systems
- Alternate source AM25S10

DESCRIPTION

The '350 is a combination logic circuit that shifts a 4-bit word from 0 to 3 places. No clocking is required as with shift registers.

The '350 can be used to shift any number of bits any number of places up or down by suitable interconnection. Shifting can be:

- 1. Logical with logic zeros filled in at either end of the shifting field.
- Arithmetic where the sign bit is extended during a shift down.
- End around where the data word forms a continuous loop.

TYPE TYPICAL PROPAGATION DELAY		TYPICAL SUPPLY CURRENT (TOTAL)		
74S350	7ns	71mA		

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to $+70$ °C
Plastic DIP	N74S350N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74S
All	Inputs	1Sul
All	Outputs	10Sul


NOTE:

A 74S unit load (Sul) is 50 µA IIH and -2.0 mA IIL.


The 3-State outputs are useful for bus interface applications or expansion to a larger number of shift positions in end around shifting. The active LOW Output Enable (OE) input controls the state of

the outputs. The outputs are in the HIGH impedance ''off'' state when \overline{OE} is HIGH, and they are active when \overline{OE} is LOW.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



74\$350

LOGIC DIAGRAM



FUNCTION TABLE

	OE	S ₁	S ₀	l ₃	l ₂	11	I ₀	1_1	1_2	1_3	Y ₃	Y ₂	Υ1	Yo
	Н	X	X	X	Х	Х	Х	Х	Х	X	Z	Z	Z	Z
	L	L	L	D_3	D ₂	S ₁	Do	×	X	Х	D_3	D ₂	D ₁	D ₀
	L	L	Н	н	X	D ₂	D ₁	D ₀	D_1	Х	Х	D ₂	D ₁	D ₀
1	L	Н	L	X	×	D ₁	D ₀	D_{-1}	D_2	Х	D ₁	D ₀	D_1	D-2
	L	Н	H	X	X	X	Do	D_1	D_2	D_3	Do	D ₋₁	D_2	D_{-3}

H = HIGH voltage level

L = LOW voltage level

X = Don't care

(Z) = HIGH impedance (off) state

 $D_n = HIGH$ or LOW state of referenced I_n input

LOGIC EQUATIONS

$$Y_0 = \overline{S}_0 \cdot \overline{S}_1 \cdot I_0 + S_0 \cdot \overline{S}_1 \cdot I_{-1} + \overline{S}_0 \cdot S_1 \cdot I_{-2} + S_0 \cdot S_1 \cdot I_{-3}$$

$$Y_1 = \overline{S}_0 \cdot \overline{S}_1 \cdot I_1 + S_0 \cdot \overline{S}_1 \cdot I_0 + \overline{S}_0 \cdot S_1 \cdot I_{-1} + S_0 \cdot S_1 \cdot I_{-2}$$

$$Y_2 = \overline{S}_0 \cdot \overline{S}_1 \cdot I_2 + S_0 \cdot \overline{S}_1 \cdot I_1 + \overline{S}_0 \cdot S_1 \cdot I_0 + S_0 \cdot S_1 \cdot I_{-1}$$

 $\mathsf{Y}_3 = \overline{\mathsf{S}}_0 \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{I}_3 + \mathsf{S}_0 \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{I}_2 + \overline{\mathsf{S}}_0 \cdot \mathsf{S}_1 \cdot \mathsf{I}_1 + \mathsf{S}_0 \cdot \mathsf{S}_1 \cdot \mathsf{I}_0$

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74\$	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

5

Shifter 74S350

RECOMMENDED OPERATING CONDITIONS

		748			
	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			V
V _{IL}	LOW-level input voltage			+0.8	V
I _{IH}	Input clamp current			-18	mA
Іон	HIGH-level output current			-6.5	mA
loL	LOW-level output current			20	mA
T _A	Operating free-air temperature	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		1				
		TEST CONDITIONS ¹	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX	2.4			٧
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OL} = MAX			0.5	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}			-1.2	٧
l _{OZH}	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX, V_O = 2.4V$			50	μΑ
lozL	Off-state output current, LOW-level voltage applied	V _{CC} = MAX, V _O = 0.5V			-50	μΑ
l ₁	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5V			1.0	mA
l _{IH}	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$			50	μΑ
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_I = 0.5V$			-2.0	mA
los	Short-circuit output current ³	V _{CC} = MAX	-40		-100	mA
Icc	Supply current (total)	V _{CC} = MAX, V _{IN} = 0V		71	85	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER					
		TEST CONDITIONS	C _L = 15pf	UNIT	
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay Data to output	Waveform 1		10.5 10.5	ns
t _{PLH} t _{PHL}	Propagation delay Select to output	Waveform 1		17 20	ns
t _{PZH}	Enable time to HIGH level	Waveform 2		19.5	ns
t _{PZL}	Enable time to LOW level	Waveform 3		21	ns
t _{PHZ}	Disable time from HIGH level	Waveform 2, C _L = 5pF		8.0	ns
t _{PLZ}	Disable time from LOW level	Waveform 3, C _L = 5pF		15	ns


December 4, 1985 5-500

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.


^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families. Input Pulse Definition

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
tpZL	Closed	Open
t _{PHZ}	Closed	Closed
tpLZ	Closed	Closed

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for

 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X=1k\Omega$ for 74, 74S, $R_X=5k\Omega$ for 74LS.


 $t_{\text{TLH}},\;t_{\text{THL}}$ Values should be less than or equal to the table entries

FAMILY	INPUT PULSE REQUIREMENTS							
FAMILT	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

Signetics Logic Products

Shifter 74\$350


APPLICATIONS DIAGRAMS



74S350

Shifter

APPLICATIONS DIAGRAMS (Continued)



5

Signetics

74LS352 Multiplexer

Dual 4-Line to 1-Line Multiplexer Product Specification

Logic Products

FEATURES

- Inverting version of 'LS153
- Separate Enable for each section
- Common Select inputs
- See 'LS353 for 3-State version

DESCRIPTION

The 'LS352 is a dual 4-input multiplexer that can select 2 bits of data from up to eight sources under control of the common Select inputs (S_0, S_1) . The two 4-input multiplexer circuits have individual active LOW Enables $(\overline{E}_a, \overline{E}_b)$ which can be used to strobe the outputs independently. Outputs (Y_a, Y_b) are forced HIGH when the corresponding Enables $(\overline{E}_a, \overline{E}_b)$ are HIGH.

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS352	15ns	6.2mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS352N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
All	Inputs	1LSul
All	Outputs	10LSul


NOTE:

Where a 74LS unit load (LSul) is 20 µA IIH and -0.4mA III.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Multiplexer

74LS352

LOGIC DIAGRAM



The device is the logical implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select inputs. The logic equations for the outputs are shown below.

$$\begin{split} \overline{Y_{\mathbf{a}}} &= \overline{\mathbb{E}}_{\mathbf{a}} \cdot (\mathsf{I}_{0\mathbf{a}} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + \mathsf{I}_{1\mathbf{a}} \cdot \overline{S}_{1} \cdot S_{0} \\ &+ \mathsf{I}_{2\mathbf{a}} \cdot S_{1} \cdot \overline{S}_{0} + \mathsf{I}_{3\mathbf{a}} \cdot S_{1} \cdot S_{0}) \\ \overline{Y_{\mathbf{b}}} &= \overline{\mathbb{E}}_{\mathbf{b}} \cdot (\mathsf{I}_{0\mathbf{b}} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + \mathsf{I}_{1\mathbf{b}} \cdot \overline{S}_{1} \cdot S_{0} \\ &+ \mathsf{I}_{2\mathbf{b}} \cdot S_{1} \cdot \overline{S}_{0} + \mathsf{I}_{3\mathbf{b}} \cdot S_{1} \cdot S_{0}) \end{split}$$

The 'LS352 can be used to move data to a common output bus from a group of registers. The state of the Select inputs would determine the particular register from which the data came. An alternative application is as a function generator. The device can generate two functions or three variables. This is useful for implementing highly irregular random logic.

FUNCTION TABLE

SELECT	INPUTS	INPUTS (a or b)					OUTPUT	
S ₀	S ₁	Ē	I _O	l ₁	l ₂	13	Y	
Х	X	Н	X	Х	Х	×	н	
L	L	L	L	X	X	X	н	
L	L	L	н	Х	Х	X	L	
Н	L	L	x	L	X	X	н	
Н	L	L	х	н	X	X	L	
L	Н	L	x	X	L	×	н	
L	Н	L	x	X	н	X	L	
Н	Н	L	×	×	×	L	н	
н	Н	L	×	×	×	Н	L	

H = HIGH voltage level

L = LOW voltage level

X = Don't care

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	74L9	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

Multiplexer 74LS352

RECOMMENDED OPERATING CONDITIONS

	DADAMETER		74LS			
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	٧	
V _{IH}	HIGH-level input voltage	2.0			V	
V _{IL}	LOW-level input voltage			+ 0.8	V	
l _{IK}	Input clamp current			-18	mA	
Іон	HIGH-level output current			-400	μА	
l _{OL}	LOW-level output current			8	mA	
T _A	Operating free-air temperature	0		70	°C	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

DADAMETER							
PARAMETER		TEST	TEST CONDITIONS1		Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage		V_{CC} = MIN, V_{IH} = MIN, V_{IL} = MAX, I_{OH} = MAX				٧
.,	LOW-level	V _{CC} = MIN,	I _{OL} = MAX		0.35	0.5	· V
V _{OL}	output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$ $I_{OL} = 4mA (74L)$	I _{OL} = 4mA (74LS)		0.25	0.4	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IH}	V _{CC} = MIN, I _I = I _{IK}			-1.5	٧
I ₁	Input current at maximum in- put voltage	V _{CC} = MAX	V _I = 7.0V			0.1	mA
I _{IH}	HIGH-level input current	V _{CC} = MAX	V _I = 2.7V			20	μΑ
IIL	LOW-level input current	V _{CC} = MAX	V _I = 0.4V			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-20		-100	mA
Icc	Supply current (total)	V _{CC} = MAX			6.2	10	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74	ILS		
PARAMETER		PARAMETER TEST CONDITIONS		C_L = 15pF, R_L = 2k Ω		
			Min	Max		
t _{PLH} t _{PHL}	Propagation delay Select to output	Waveform 1 or 2		29 38	ns	
t _{PLH} t _{PHL}	Propagation delay Enable to output	Waveform 2		24 32	ns	
t _{PLH} t _{PHL}	Propagation delay Data to output	Waveform 1		20 26	ns	


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

^{3.} los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Multiplexer

AC WAVEFORMS





of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

t_{TLH}, t_{THL} Values should be less than or equal to the table

entries.

Signetics

74LS353 Multiplexer

Dual 4-Input Multiplexer (3-State)

Product Specification

Logic Products

FEATURES

- Inverting version of 'LS253
- 3-State outputs for bus interface and multiplex expansion
- Common Select inputs
- Separate Output Enable inputs

DESCRIPTION

The 'LS353 has two identical 4-input multiplexers with 3-State outputs which select two bits from eight sources selected by common Select inputs (S₀, S₁). When the individual Output Enable ($\overline{\mathbb{E}}_{0a}$, $\overline{\mathbb{E}}_{0b}$) inputs of the 4-input multiplexers are HIGH, the outputs are forced to a HIGH impedance (HIGH Z) state.

TYPE	TYPICAL PROPAGATION DELAY (FROM DATA)	TYPICAL SUPPLY CURRENT (TOTAL)
74LS353	12ns	8mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS353N
Plastic SO-16	N74LS353D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	74LS		
All	Inputs	1LSul	
All	Outputs	10LSul	


NOTE:

74LS unit load (LSuI) is $20\mu A$ IIH and -0.4mA IIL.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




5

Multiplexer

74LS353

LOGIC DIAGRAM



The 'LS353 is the logic implementation of a 2pole, 4-position switch; the position of the switch being determined by the logic levels supplied to the two Select inputs. Logic equations for the outputs are shown below:

$$\overline{Y_a} = \overline{OE}_a \cdot (I_{0a} \cdot \overline{S}_1 \cdot \overline{S}_0 + I_{1a} \cdot \overline{S}_1 \cdot S_0 + I_{2a} \cdot \overline{S}_1 \cdot S_0)$$

$$+ I_{2a} \cdot S_1 \cdot \overline{S}_0 + I_{3a} \cdot S_1 \cdot S_0)$$

$$\begin{aligned} \overline{Y_b} &= \overline{OE}_b \cdot (I_{0b} \cdot \overline{S}_1 \cdot \overline{S}_0 + I_{1b} \cdot \overline{S}_1 \cdot S_0 \\ &+ I_{2b} \cdot S_1 \cdot \overline{S}_0 + I_{3b} \cdot S_1 \cdot S_0) \end{aligned}$$

All but one device must be in the HIGH impedance state to avoid high currents exceeding the maximum ratings, if the outputs of the 3-State devices are tied together. Design of the Output Enable signals must ensure that there is no overlap.

FUNCTION TABLE

	SELECT INPUTS		DATA INPUTS		OUTPUT ENABLE	OUTPUT	
S ₀	S ₁	i _o	11	l ₂	l ₃	ŌĒ	Y
Х	Х	Х	Х	Х	Х	Н	(Z)
L	L	L	X	X	X	L	l H
L	L	н	X	X	X	L	L
Н	L	X	L	X	х	L	l н
Н	L	X	Н	X	X	Ĺ	L
L	Н	X	X	L	х	Ĺ	н
L	н	х	X	Н	X	Ē	l L
Н	Н	Х	X	X	L	l Ē	l H
Н	Н	×	×	X	H	Ĺ	L

H = HIGH voltage level

L = LOW voltage level

X = Don't care

(Z) = HIGH impedance (off) state

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device.

Unless otherwise noted, these limits are over the operating free-air temperature range.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	٧
V _{IN}	Input voltage	-0.5 to +7.0	٧
lin	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
T _A	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETED		74LS			
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	V	
V _{IH}	HIGH-level input voltage	2.0			V	
V _{IL}	LOW-level input voltage			+0.8	V	
lık	Input clamp current			-18	mA	
Іон	HIGH-level output current			-2.6	mA	
loL	LOW-level output current			8	mA	
TA	Operating free-air temperature	0		70	°C	

December 4, 1985 5-509

Multiplexer 74LS353

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST CONDITIONS		74LS353				
		TEST CONDITIONS ¹			Min	Typ ²	Max	UNIT
I _{OH}	HIGH-level output voltage	$V_{CC} = MIN, V_{IH} = MIN,$ $V_{IL} = MAX, I_{OH} = MAX$			2.4	3.1		٧
	LOW-level	V _{CC} = MIN,	. 1	OL = MAX		0.35	0.5	٧
V _{OL}	output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$	ı	OL = 4mA (74LS)		0.25	0.4	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}					-1.5	V
l _{OZH}	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX, V_{IH} = MIN$ $V_O = 2.7V$				20	μΑ	
lozL	Off-state output current, LOW-level voltage applied	V _{CC} = MAX, V _{IH} = MIN		V _O = 0.4V			-20	μΑ
i _l	Input current at maximum input voltage	V _{CC} = MAX	١	/ _I = 7.0V			0.1	mA
l _{IH}	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$					20	μΑ
I _{IL}	LOW-level input current	V _{CC} = MAX	١	/ _I = 0.4V			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-15		-100	mA	
,	Supply current ⁴ (total)	V - MAY	(Condition 1		7	12	mA
Icc	Supply current (total)	V _{CC} = MAX	CC = MAX Condition 2			8.5	14	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74	74LS	
	PARAMETER	TEST CONDITIONS	C _L = 15pF,	, $R_L = 2k\Omega$	UNIT
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay Data to output	Waveform 1		25 20	ns
t _{PLH} t _{PHL}	Propagation delay Select to output	Waveform 1		45 32	ns
t _{PZH}	Output enable to HIGH level	Waveform 2		23	ns
t _{PZL}	Output enable to LOW level	Waveform 3		23	ns
t _{PHZ}	Output disable from HIGH level	Waveform 2, C _L = 5pF		41	ns
t _{PLZ}	Output disable from LOW level	Waveform 3, C _L = 5pF		27	ns


^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.1&}lt;sub>CC</sub> is measured under the following conditions with the outputs open: Condition 1: All inputs grounded. Condition 2: OE at 4.5V, all inputs grounded.


Multiplexer

74LS353


AC WAVEFORMS



Waveform 1. Propagation Delay Data Or Select To Input




Waveform 2. 3-State Enable Time To High Level And Disable Time From High Level




V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families

Waveform 3. 3-State Enable Time To Low Level And Disable Time From Low Level

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
tpzL	Closed	Open
t _{PHZ}	Closed	Closed
tpLZ	Closed	Closed

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for

 $C_L = Load$ capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X=1k\Omega$ for 74, 74S, $R_X=5k\Omega$ for 74LS.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS							
FAMILT	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

Signetics

74LS363 Latch

Octal Transparent Latch With 3-State Outputs Product Specification

Logic Products

FEATURES

- 8-bit transparent latch
- 3-state MOS compatible output buffers
- Common Latch Enable input with hysteresis
- Common 3-state Output Enable control
- Independent latch and 3-state buffer operation

DESCRIPTION

The '363 is an octal transparent latch coupled to eight 3-state output buffers. The two sections of the device are controlled independently by Latch Enable (E) and Output Enable (\overline{OE}) control gates.

The data on the D inputs is transferred to the Latch outputs when the Latch Enable (E) input is HIGH. The latch remains transparent to the Data inputs while E is HIGH, and stores the data

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)	
74LS363	19ns	42mA	

ORDERING CODE

PACKAGES		COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$	
	Plastic DIP	N74LS363N	

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products
Data Manual

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS		
All	Inputs	1LSul		
All	Outputs	30LSul		


NOTE:

A 74LS unit load (LSuI) is $20\mu A~I_{IH}$ and $-0.4mA~I_{IL}.$


present one set-up time before the HIGH-to-LOW enable transition. The enable gate has about 400mV of hysteresis

built in to help minimize problems that signal and ground noise can cause on the latching operation.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Latch 74LS363


The 3-state output buffers are designed to drive heavily loaded 3-state buses, MOS memories, or MOS microprocessors. The output HIGH level differs from the normal 3-state buffer by driving the output about 1V closer to V_{CC_1} or to over 3.5V at minimum V_{CC_2} . This

feature makes these devices ideal for driving MOS memories or microprocessors with thresholds of 2.4V to 3.5V.

The active LOW Output Enable (OE) controls all eight 3-state buffers independent of the

latch operation. When \overline{OE} is LOW, the latched or transparent data appears at the outputs. When \overline{OE} is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.

LOGIC DIAGRAM



MODE SELECT - FUNCTION TABLE

		INPUTS			OUTPUTS	
OPERATING MODES	ŌĒ	E	D _n	INTERNAL REGISTER	Q ₀ - Q ₇	
Enable and read register	L	H	L H	L H	L H	
Latch and read register	L L	L L	l h	L H	L H	
Latch register and disable outputs	Н	L	l h	L H	(Z) (Z)	

H = HiGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW enable transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW enable transition

(Z) = HIGH impedance "off" state

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	٧
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧ .
T _A	Operating free-air temperature range	0 to 70	°C

Latch 74LS363

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74LS				
			Nom	Max	UNIT		
V _{CC}	Supply voltage	4.75	5.0	5.25	٧		
V _{IH}	HIGH-level input voltage	2.0			٧		
V _{IL}	LOW-level input voltage			+0.8	V		
lık	Input clamp current			-18	mA		
Іон	HIGH-level output voltage			-2.6	٧		
loL	LOW-level output current			24	mA		
TA	Operating free-air temperature	0		70	°C		

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER				74LS363			
		TEST CO	TEST CONDITIONS ¹		Typ ²	Max	UNIT
VOH	HIGH-level output current	V _{CC} = MIN, V _{IH} = MIN, V _{IL}	3.65			٧	
V _{OL} LOW-	I OW lovel autout valtage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX	I _{OL} = MAX		0.35	0.5	٧
	LOW-level output voltage		I _{OL} = 12mA (74LS)		0.25	0.4	٧
VIK	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5	٧
lozh	Off-state output current, HIGH-level voltage applied	V _{CC} = MAX, V _{IL} = MAX, V _O			20	μΑ	
lozL	Off-state output current, LOW-level voltage applied	V _{CC} = MAX, V _{IH} = MIN, V _O = 0.4V				-20	μΑ
lı	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V				0.1	mA
I _{IH}	HIGH-level inut current	V _{CC} = MAX, V _I = 2.7V				20	μΑ
IIL	LOW-level input current	V _{CC} = MAX, V _I = 0.4V				-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-30		-130	mA
loc	Supply current (total)	V _{CC} = MAX, \overline{OE} = 4.5V		42	70	mA	

NOTES:

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER			7	4LS	
		TEST CONDITIONS	C_L = 15pF, R_L = 2k Ω		UNIT
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay Latch enable to output	Waveform 1		30 36	ns
t _{PLH} t _{PHL}	Propagation delay Data to output	Waveform 4		23 27	ns
t _{PZH}	Enable time to HIGH level	Waveform 2		28	ns
t _{PZL}	Enable time to LOW level	Waveform 3		36	ns
t _{PHZ}	Disable time from HIGH level	Waveform 2, C _L = 5pF		20	ns
t _{PZL}	Disable time from LOW level	Waveform 3, C _L = 5pF		25	ns

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.


^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Latch 74LS363

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER		TEGT COMPLETIONS	74LS Min Max		UNIT	
		TEST CONDITIONS				
t _W	Latch enable pulse width	Waveform 1	15		ns	
t _s	Set-up time, data to latch enable	Waveform 5	0		ns	
th	Hold time, data to latch enable	Waveform 5	10		ns	

AC WAVEFORMS





Waveform 5. Data Set-up And Hold Times

74LS363

Latch

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Input Pulse Definition

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
tpzL	Closed	Open
t _{PHZ}	Closed	Closed
tpLZ	Closed	Closed

	IAL	1	1	NS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.

 $t_{\mbox{\scriptsize TLH}},\ t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS						
	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

Signetics

74LS364 Flip-Flop

Octal D Flip-Flop With 3-State Outputs Product Specification

Logic Products

FEATURES

- 8-bit positive edge-triggered register
- 3-State MOS compatible output buffers
- Common Clock input with hysteresis
- Common 3-State Output Enable control
- Independent register and 3-State buffer operation

DESCRIPTION

The '364 is an 8-bit edge-triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the Clock (CP) and Output Enable (OE) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transi-

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)	
74LS364	50MHz	42mA	

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS364N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products. Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
All	Inputs	1LSul
All	Outputs	30LSul


NOTE:

A 74LS unit load (LSuI) is $20\,\mu\text{A}$ I_{IH} and -0.4mA $I_{IL}.$


tion, is transferred to the corresponding flip-flop's Q output. The clock buffer has about 400mV of hysteresis built in to

help minimize problems that signal and ground noise can cause on the clocking operation.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




Signetics Logic Products Product Specification

Flip-Flop 74LS364

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The output HIGH level differs from the normal 3-State buffer by driving the output about 1V closer to V_{CC}, or to over 3.5V at minimum V_{CC}. This feature makes these devices ideal for driving MOS memories or microprocessors with thresholds of 2.4V to 3.5V. The active LOW Output Enable (OE) controls all eight 3-State buffers independent of the register operation. When OE is LOW, the data in the register appears at the outputs. When OE is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.

LOGIC DIAGRAM



MODE SELECT—FUNCTION TABLE

		INPUTS			OUTPUTS
OPERATING MODES	ŌĒ	СР	Dn	INTERNAL REGISTER	Q ₀ - Q ₇
Load and road register	L	1	ı	L	L
Load and read register	L	1	h	н	Н
Later register and displace systems	Н	1	ı	L	(Z)
Latch register and disable outputs	Н	1	h	н	(Z)

H = HIGH voltage level

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +7.0	. V
IIN	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

⁼ HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transtition

⁼ LOW voltage level

⁼ LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition

⁽Z) = HIGH impedance "off" state

↑ = LOW-to-HIGH clock transition

Flip-Flop 74LS364

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74LS		
	PARAMETER		Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			V
V _{IL}	LOW-level input voltage			+0.8	V
Iн	Input clamp current			-18	mA
Іон	HIGH-level output current			-2.6	mA
loL	LOW-level output current			24	mA
T _A	Operating free-air temperature	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		7507.00	TEST CONDITIONS ¹		74LS364		
		TEST CON			Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN,	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX				٧
V	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN,	I _{OL} = MAX		0.35	0.5	٧
V _{OL}	LOw-level output voltage	V _{IL} = MAX	I _{OL} = 12mA (74LS)		0.25	0.4	V
VIK	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5	٧
lozh	Off-state output current, HIGH-level voltage applied	V _{CC} = MAX, V _{IL} = MAX	$V_{CC} = MAX$, $V_{IL} = MAX$, $V_O = 3.65V$			20	μΑ
lozL	Off-state output current, LOW-level voltage applied	V _{CC} = MAX, V _{IH} = MIN,	$V_{CC} = MAX$, $V_{IH} = MIN$, $V_O = 0.4V$			-20	μΑ
l _l	Input current at maximum input voltage	$V_{CC} = MAX, V_1 = 7.0V$	V _{CC} = MAX, V _I = 7.0V			0.1	mA
l _{IH}	HIGH-level input current	$V_{CC} = MAX, V_I = 2.7V$				20	μΑ
1 _{IL}	LOW-level input current	$V_{CC} = MAX, V_I = 0.4V$				-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX	V _{CC} = MAX			-130	mA
Icc	Supply current (total)	$V_{CC} = MAX, \overline{OE} = 4.5V$			42	70	mA

NOTES:

5

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER			74	74LS		
		PARAMETER TEST CONDITIONS		$C_L = 45 pF, R_L = 667 \Omega$		
			Min	Max		
fMAX	Maximum clock frequency	Waveform 1	35		MHz	
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		33 34	ns	
t _{PZH}	Enable time to HIGH level	Waveform 2		28	ns	
tpzL	Enable time to LOW level	Waveform 3		36	ns	
t _{PHZ}	Disable time from HIGH level	Waveform 2, C _L = 5pF		18	ns	
t _{PLZ}	Disable time from LOW level	Waveform 3, C _L = 5pF		24	ns	


NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r , t_l , pulse width or duty cycle.

AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V


		TEGT CONDITIONS	74		
	PARAMETER	TEST CONDITIONS	Min	Max	UNIT
tw	Clock pulse width	Waveform 1	15		ns
t _s	Set-up time, data to clock	Waveform 4	20		ns
t _h	Hold time, data to clock	Waveform 4	0		ns


AC WAVEFORMS



74LS364

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Input Pulse Definition

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2	
t _{PZH}	Open	Closed	
t _{PZL}	Closed	Open	
tpHZ	Closed	Closed	
t _{PLZ}	Closed	Closed	

DE	511	VII.	Γ IO	NC

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $\mbox{R}_{\mbox{\scriptsize X}}=\mbox{1}k\Omega$ for 74, 74S, $\mbox{R}_{\mbox{\scriptsize X}}=\mbox{5}k\Omega$ for 74LS.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

PANNIV	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	t _{TLH}	tTHL			
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

5

Signetics

Logic Products

FUNCTION TABLE, '365A, '366A

INPUTS			OUTPUTS			
ŌĒ ₁	ŌĒ ₂	ı	Y	Ÿ		
L	L	L	L	Н		
L	L	н	н	L		
X	н	X	(Z)	(Z)		
Н	X	X	(Z)	(Z)		

FUNCTION TABLE, '367A, '368A

INPUTS		OUT	PUTS
OE	1	Υ	Y
L	L	L	Н
L	Н	Н	L
Н	X	(Z)	(Z)

L = LOW voltage level

(Z) = HIGH impedance (off) state

74365A, 366A, 367A, 368A, LS365A, LS366A, LS367A, LS368A Buffers/Drivers

'365A, '367A Hex Buffer/Driver (3-State)
'366A, '368A Hex Inverter Buffer (3-State)
Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74365A, 367A	10ns	65mA
74LS365A, 367A	10ns	14mA
74366A, 368A	9ns	59mA
74LS366A, 368A	10ns	12mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74365AN, N74LS365AN, N74366AN, N74LS366AN N74367AN, N74LS367AN, N74368AN, N74LS368AN
Plastic SO-16	N74LS365AD, N74LS367AD, N74LS368AD

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74LS
All	Inputs	1ul	1LSul
All	Outputs	20ul	30LSul

NOTE:

Where a 74 unit load (uI) is understood to be 40 μ A I $_{IH}$ and –1.6mA I $_{IL}$, and a 74LS unit load (LSuI) is 20 μ A I $_{IH}$ and –0.4mA I $_{IL}$.

PIN CONFIGURATION




H = HIGH voltage level


X = Don't care

74365A, 366A, 367A, 368A, LS365A, LS366A, LS366A, LS368A

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74	74LS	UNIT
V _{CC}	Supply voltage	7.0	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +7.0	V
In	Input current	-30 to +5	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to	0 to 70	

74365A, 366A, 367A, 368A, LS365A, LS366A, LS367A, LS368A

RECOMMENDED OPERATING CONDITIONS

PARAMETER			74			74LS		
		Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			2.0			٧
V _{IL}	LOW-level input voltage			+0.8			+ 0.8	٧
lik	Input clamp current			-12			-18	mA
Юн	HIGH-level output current			-5.2			-2.6	mA
loL	LOW-level output current			32			24	mA
TA	Operating free-air temperature	0		70	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TE	TEST CONDITIONS ¹		74365A, '366A, '367A, '368A			74LS365A, '366A, '367A, '368A			UNIT
					Min	Min Typ ²	Max	Min	Typ ²	Max	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V V _{IL} = MAX, i _C			2.4	3.1		2.4	3.1		٧
V _{OL}	LOW-level output voltage	$V_{1H} = MIN$	I _{OL} = N	MAX 2mA (74LS)			0.4		0.35	0.5	V
VIK	Input clamp voltage	V _{CC} = MIN, I		21117 (1420)	 		-1.5		0.20	-1.5	V
lozh	Off-state output current HIGH-level voltage applied	$V_{CC} = MAX$, $V_{IH} = MIN$, $V_{IL} = MAX$, $V_{O} = 2.4V$				40			20	μΑ	
lozL	Off-state output current, LOW-level voltage applied	$V_{CC} = MAX$, $V_{IH} = MIN$, $V_{IL} = MAX$, $V_{O} = 0.4V$					-40			-20	μΑ
l ₁	Input current at maximum input voltage	$V_{CC} = MAX$ $V_{I} = 5.5V$ $V_{I} = 7.0V$				1.0			0.1	mA mA	
l _{iH}	HIGH-level input current	V _{CC} = MAX		$V_1 = 2.4V$ $V_1 = 2.7V$			40			20	μΑ
IIL	LOW-level input current	V _{CC} = MAX	I input Either Does	$V_1 = 2.7V$ s, $V_1 = 0.5V$ \overline{OE} input at 2.0V not apply to \overline{SA} or 'LS367A			-40			-20	μΑ
'IL	25 N 1676 II pat Garlett	700		s V _I = 0.4V DE inputs at 0.4V			-1.6			-0.4	mA
	ō		ŌĒ ing	outs $V_l = 0.4V$			-1.6			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-40		-130	-30		-130	mA	
la a	Supply current ⁴ (total)	V _{CC} = MAX		'365A, '367A		65	85		14	24	mA
Icc	Supply Culterit (total)	ACC - INIAX	Γ	'366A, '368A		59	77		12	21	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Measure I_{CC} with Data inputs grounded and Output Enable inputs at 4.5V.

74365A, 366A, 367A, 368A, LS365A, LS366A, LS367A, LS368A


AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			74 C _L = 50pF, R _L = 400Ω		74LS C _L = 45pF, R _L = 667Ω		UNIT	
PARAMETER		TEST CONDITIONS						
					Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1, '366A, '368		17 16		15 18	ns	
t _{PLH} t _{PHL}	Propagation delay	Waveform 2, '365A, '367	And the second s	16 22	And Annual Committee of the Committee of	16 22	ns	
t _{PZH}	Enable to HIGH	Waveform 3	or the contract of the contrac	Property Comment and Comment a	35		35	ns
	Enable to LOW	Waveform 4	'365A, '367A		37		40	ns
tpzL	Enable to LOW	wavelorm 4	'366A, '368A		37		45	ns
_	Disable from UICH	W	'365A, '367A		11		30	ns
t _{PHZ}	Disable from HIGH	ole from HIGH Waveform 3, C _L = 5pF			11		32	ns
tpLZ	Disable from LOW	Waveform 4, C _L = 5pF			27		35	ns

AC WAVEFORMS


V_{IN} V_M V_M

 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families **Waveform 1. Waveform For Inverting Outputs**




V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families

Waveform 3, 3-State Enable Time To High Level And
Disable Time From High Level



 $V_M=1.3V \ \ for \ 74LS; \ \ V_M=1.5V \ \ for \ all \ \ other \ TTL \ \ families$ Waveform 2. Waveform For Non-Inverting Outputs




V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families


Waveform 4. 3-State Enable Time To Low Level And Disable Time From Low Level

5

74365A, 366A, 367A, 368A, LS365A, LS366A, LS366A, LS366A, LS366A

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Input Pulse Definition

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
tpzL	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

		NS.

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.

 $t_{\mbox{\scriptsize TLH}},\ t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

FAMIL V	INPUT PULSE REQUIREMENTS									
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}					
74	3.0V	1MHz	500ns	7ns	7ns					
74LS	3.0V	1MHz	500ns	15ns	6ns					
74S	3.0V	1MHz	500ns	2.5ns	2.5ns					

Logic Products

FEATURES

- 8-bit transparent latch '373
- 8-bit positive, edge-triggered register -- '374
- 3-State output buffers
- Common 3-State Output Enable
- Independent register and 3-State buffer operation

DESCRIPTION

The '373 is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Latch Enable (E) and Output Enable (OE) control gates.

74LS373, 74LS374, S373, **S374**

Latches/Flip-Flops

'373 Octal Transparent Latch With 3-State Outputs '374 Octal D Flip-Flop With 3-State Outputs **Product Specification**

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS373	19ns	24mA
74S373	10ns	105mA
74LS374	19ns	27mA
74S374	8ns	116mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS373N, N74S373N, N74LS374N, N74S374N
Plastic SOL-20	N74LS373D, N74S373D, N74LS374D, N74S374D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	PINS DESCRIPTION		74LS
All	Inputs	1Sul	1LSul
All	Outputs	10Sul	30LSul


NOTE:

Where a 74S unit load (Sul) is $50\mu\text{A}\text{ I}_{1\text{H}}$ and $-2.0\text{mA}\text{ I}_{1\text{L}}$, and a 74LS unit load (LSul) is $20\mu\text{A}\text{ I}_{1\text{H}}$ and -0.4mA

PIN CONFIGURATION




LOGIC SYMBOL



5-527

LOGIC SYMBOL (IEEE/EC)



74LS373, 74LS374, S373, S374

The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is HIGH. The latch remains transparent to the data inputs while E is HIGH, and stores the data present one set-up time before the HIGH-to-LOW enable transition. The enable gate has hysteresis built in to help minimize problems that signal and ground noise can cause on the latching operation.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active LOW Output Enable (ŌĒ) controls all eight 3-State buffers independent of the latch

operation. When \overline{OE} is LOW, the latched or transparent data appears at the outputs. When \overline{OE} is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.


The '374 is an 8-bit, edge-triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the Clock (CP) and Output Enable (OE) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred


to the corresponding flip-flop's Q output. The clock buffer has hysteresis built in to help minimize problems that signal and ground noise can cause on the clocking operation.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active LOW Output Enable (\overline{OE}) controls all eight 3-State buffers independent of the register operation. When \overline{OE} is LOW, the data in the register appears at the outputs. When \overline{OE} is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.

LOGIC DIAGRAM, '373



LOGIC DIAGRAM, '374



MODE SELECT - FUNCTION TABLE '373

ODERATING MODES		INPUTS		INTERNAL PROJETER	OUTPUTS
OPERATING MODES	MODES		Dn	INTERNAL REGISTER	Q ₀ - Q ₇
Enable and read register	L L	H	L H	L H	L H
Latch and read register	L L	L L	l h	L H	L H
Latch register and disable outputs	H	L L	l h	L H	(Z) (Z)

74LS373, 74LS374, S373, S374

MODE SELECT - FUNCTION TABLE '374

ODEDATING MODES		INPUTS		INTERNAL REGISTER	OUTPUTS
OPERATING MODES	ŌĒ	CP	Dn	INTERNAL REGISTER	Q ₀ - Q ₇
Load and read register	L L	†	l h	L H	L H
Load register and disable outputs	H H	†	l h	L H	(Z) (Z)

H = HIGH voltage level

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	74S	UNIT
V _{CC}	Supply voltage	7.0	7.0	٧
VIN	Input voltage	-0.5 to +7.0	-0.5 to +5.5	V
I _{IN}	Input current	-30 to +1	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to	70	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER			74LS			74S			
		Min	Nom	Max	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	V	
V _{IH}	HIGH-level input voltage	2.0			2.0			٧	
VIL	LOW-level input voltage			+0.8			+0.8	٧	
l _{iK}	Input clamp current			-18			-18	mA	
Юн	HIGH-level output current			-2.6			-6.5	mA	
loL	LOW-level output current			24			20	mA	
TA	Operating free-air temperature	0		70	0		70	°C	

⁼ HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition or HIGH-to-LOW $\overline{\text{OE}}$ transition

⁼ LOW voltage level

⁼ LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition or HIGH-to-LOW OE transition

⁽Z) = HIGH impedance "off" state

↑ = LOW-to-HIGH clock transition

74LS373, 74LS374, S373, S374

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER			TEST CONDITIONS1			741	. \$373,	374	74\$373, 374			
						Min	Typ ²	Max	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V	IH = MIN	, V _{IL} = MAX, I _{OH} =	= MAX	2.4	3.1		2.4	3.1		٧
	LOW level and which walks are	V _{CC} = MIN,		I _{OL} = MAX			0.35	0.5	F		0.5	٧
V _{OL}	LOW-level output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$		I _{OL} = 12mA (74LS)		0.25	0.4				٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I	= I _{IK}					-1.5			-1.2	٧
1	Off-state output current,	V _{CC} = MAX, \	/ NAIN	$V_0 = 2.7V$				20				μΑ
lozh	HIGH-level voltage applied	VCC - WAX, V	/IH - MIII	$V_0 = 2.4V$							50	μΑ
l	Off-state output current,	V MAY \	/ — MIN	$V_0 = 0.4V$				-20				μΑ
lozL	LOW-level voltage applied	VCC - WAX, V	$V_{CC} = MAX, V_{IH} = MIN$								-50	μΑ
l ₁	Input current at maximum	V _{CC} = MAX		$V_1 = 7.0V$				0.1				mA
"	input voltage	VCC - IVIAX	ACC - IAIWY								1.0	mA
l _{IH}	HIGH-level input current	V _{CC} = MAX, \	$I_1 = 2.7V$					20			50	μΑ
l _{IL}	LOW-level input current	V _{CC} = MAX		$V_1 = 0.4V$				-0.4				mA
'IL	LOW-level input current	ACC - INIXX		V _I = 0.5V							-0.25	mA
los	Short-circuit output current ³	V _{CC} = MAX				-30		-130	-40		-100	mA
			Iccz	ŌĒ = 4.5V	'LS373		24	40				mA
			ICCL	OE = 0V	'S373					105	160	mA
		1	Iccz	ŌĒ = 4.5V	'LS374		27	40				mA
lcc	Supply current (total)	V _{CC} = MAX		All inputs grounded	'S374					102	140	mA
				CP, OE = 4.5V D inputs = GND	'S374					131	180	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER			74	LS	7-		
		TEST CONDITIONS	C _L = 45pF,	$R_L = 667\Omega$	C _L = 15pF,	$R_L = 280\Omega$	UNIT
			Min	Max	Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 6, '374	35		75		MHz
t _{PLH} t _{PHL}	Propagation delay Latch enable to output	Waveform 1, '373		30 30		14 18	ns
t _{PLH} t _{PHL}	Propagation delay Data to output	Waveform 4, '373		18 18		12 12	ns
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 6, '374		28 28		15 17	ns
tpzH	Enable time to HIGH level	Waveform 2		28		15	ns
t _{PZL}	Enable time to LOW level	Waveform 3, '373 '374		36 28		18 18	ns
t _{PHZ}	Disable time from HIGH level	Waveform 2, C _L = 5pF		20		9	ns
t _{PLZ}	Disable time from LOW level	Waveform 3, C _L = 5pF		25		12	ns

NOTE

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_l, pulse width or duty cycle


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

74LS373, 74LS374, S373, S374

AC WAVEFORMS





74LS373, 74LS374, S373, S374

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

	DADAMETER	TEST COMPLETIONS		74LS		748		
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNIT	
t _W (H) t _W (L)	Latch enable pulse width	Waveform 1, '373	15 15		6 7.3		ns	
ts	Set-up time, data to latch enable	Waveform 5, '373	5		0		ns	
th	Hold time, data to latch enable	Waveform 5, '373	20		10		ns	
t _W (H) t _W (L)	Clock pulse width	Waveform 6, '374	15 15		6 7.3		ns	
ts	Set-up time, data to clock	Waveform 7, '374	20		5		ns	
t _h	Hold time, data to clock	Waveform 7, '374	0		2		ns	

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Input Pulse Definition

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
t _{PZL}	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

DE	FI	NI	TI	7N	2

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 R_X = 1k Ω for 74, 74S, R_X = 5k Ω for 74LS.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

FARRITY	IN	PUT PULSE	REQUIREME	NTS	
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns

Quad Bistable Latch Product Specification

Logic Products

FEATURES

- Quad transparent latch
- Complementary outputs

DESCRIPTION

The '375 has two independent 2-bit transparent latches. Each 2-bit latch is controlled by an active HIGH Enable input (E). When E is HIGH, the data enters the latch and appears at the Q output. The Q outputs follow the Data inputs as long as E is HIGH. The data on the D inputs one set-up time before the HIGH-to-LOW transition of the enable will be stored in the latch. The latched output remains stable as long as the enable is LOW.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS375	12ns	6.3mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS375N
Plastic SO-16	N74LS375D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
D ₀ – D ₃	Inputs	1LSul
E ₀₋₁ ,E ₂₋₃	Inputs	4LSul
All	Outputs	10LSul


NOTE:

Where a 74LS unit load (LSuI) is 20µA IIH and -0.4mA IIL.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




5

Signetics Logic Products Product Specification

Latch 74LS375

LOGIC DIAGRAM (Each Latch)



MODE SELECT — FUNCTION TABLE

ODERATING MODE	INP	UTS	оит	PUTS
OPERATING MODE	E	D	Q	ā
Data Enabled	H	L H	L H	H L
Data Latched	L	×	q	ā

H = HIGH voltage level

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
Vcc	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

			74LS			
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	٧	
V _{IH}	HIGH-level input voltage	2.0			٧	
V _{IL}	LOW-level input voltage			+0.8	V	
I _{IK}	Input clamp current			-18	mA	
Гон	HIGH-level output voltage			-400	μΑ	
loL	LOW-level output current			8	mA	
TA	Operating free-air temperature	0		70	°C	

L = LOW voltage level

X = Don't care.

q = Lower case letters indicate the state of referenced output one set-up time prior to the HIGH-to-LOW Enable transition.

Latch 74LS375

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER				74LS375			
		TEST CON	DITIONS	Min Typ ² Ma		Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL}	= MAX, I _{OH} = MAX	2.7	3.5		٧
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN	I _{OL} = MAX		0.35	0.5	٧
VOL	LOW-level output voltage	$V_{IL} = MAX$ $I_{OL} = 4mA$	I _{OL} = 4mA		0.25	0.4	٧
V _{iK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}				-1.5	٧
I _I Input current at maximum input voltage	uput current at maximum $V_{CC} = MAX, V_1 = 7.0V$	D ₀ -D ₃ inputs			0.1	mA	
	input voltage		E ₀₋₁ ,E ₂₋₃ Inputs			0.4	mA
Ін	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$	D ₀ -D ₃ inputs			20	μΑ
			E ₀₋₁ ,E ₂₋₃ Inputs			80	μΑ
I _{IL}	LOW-level input current $V_{CC} = MAX, V_1 = 0.4V$	$V_{CC} = MAX, V_1 = 0.4V$	D ₀ -D ₃ inputs			-0.4	mA
		1 000	E ₀₋₁ , E ₂₋₃ inputs			-1.6	mA
los	Short-circuit output current ³	V _{CC} = MAX		-20		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX			6.3	12	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- Ios is tested with V_{OUT} = + 0.5V and V_{CC} MAX +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Test I_{CC} with all inputs grounded and all outputs open.

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V


PARAMETER			74	ILS		
		TEST CONDITIONS	$C_L = 15 pF, R_L = 2 k\Omega$		UNIT	
* :			Min	Max		
t _{PLH} t _{PHL}	Propagation delay Data to Q output	Waveform 1		27 17	ns	
t _{PLH} t _{PHL}	Propagation delay Data to Q output	Waveform 2	د	20 15	ns	
t _{PLH} t _{PHL}	Propagation delay Enable to Q output	Waveform 3		27 25	ns	
t _{PLH} t _{PHL}	Propagation delay Enable to Q output	Waveform 3		30 15	ns	

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

DADAMETER		TEST CONDITIONS	74	LS	
	PARAMETER	TEST CONDITIONS	Min	Max	UNIT
t _W	Enable pulse width	Waveform 3	20		ns
ts	Setup time, Data to Enable	Waveform 4	20		ns
t _h	Hold time, Data to Enable	Waveform 4	0		ns


Latch 74LS375

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS

Delays And Latch Enable Pulse Width



Signetics

74LS377 Flip-Flop

Octal D Flip-Flop With Clock Enable Product Specification

Logic Products

FEATURES

- Ideal for addressable register applications
- Clock Enable for address and data synchronization applications
- Eight edge-triggered D flip-flops
- Buffered common clock
- Slim 20-pin plastic and ceramic DIP packages
- See '273 for Master Reset version
- See '373 for transparent latch version
- See '374 for 3-state version

DESCRIPTION

The '377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW.

The register is fully edge triggered. The state of each D input, one set-up time

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS377	40MHz	20mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS377N
Plastic SOL-20	N74LS377D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS	
All	Inputs	1LSul	
All	Outputs	10LSul	


NOTE:

Where a 74LS unit load (LSuI) is $20\mu A\ I_{IH}$ and $-0.4mA\ I_{IL}$.


before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The $\overline{\text{CE}}$ input must

be stable only one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Flip-Flop

74LS377

LOGIC DIAGRAM



MODE SELECT - FUNCTION TABLE

ODERATING HODE		INPUTS		OUTPUTS
OPERATING MODE	СР	CE	Dn	Q _n
Load "1"	1	ı	h	Н
Load ''0''	1	ı	1	L
Hold (do nothing)	↑ ×	h H	X X	no change no change

H = HIGH voltage level steady state.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
lin	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level steady state.

I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.

X = Don't care.

^{1 =} LOW-to-HIGH clock transition.

Flip-Flop 74LS377

RECOMMENDED OPERATING CONDITIONS

PARAMETER			74LS			
		Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	V	
V _{IH}	HIGH-level input voltage	2.0			V	
V _{IL}	LOW-level input voltage			+0.8	V	
l _{IK}	Input clamp current			-18	mA	
loh	HIGH-level output voltage			-400	μΑ	
loL	LOW-level output current			8	mA	
T _A	Operating free-air temperature	0		70	°C	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	0.0					74LS377			
PARAMETER		TEST COI	TEST CONDITIONS ¹			Typ ² Max		UNIT	
Іон	HIGH-level output voltage	$V_{CC} = MIN, V_{IL} = MAX,$ $I_{OH} = MAX$			2.7	3.5		٧	
\/	LOW-level	V _{CC} = MIN,	I _{OL} = M	AX		0.35	0.5	v	
V _{OL}	output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OL} = 4r	πA		0.25	0.4	V	
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_i = I_{IK}$					-1.5	>	
l ₁	Input current at maximum input voltage	$V_{CC} = MAX, V_I = 7.0V$					0.1	mA	
I _{IH}	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$					20	μΑ	
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_I = 0.4V$	***************************************				-0.4	mA	
los	Short-circuit output current ³	V _{CC} = MAX			-20		-100	mA	
1	Supply supply (take)	V 144V	Іссн	Outputs HIGH		18	28	mA	
Icc	Supply current (total)	V _{CC} = MAX	Iccl	Outputs LOW		22	35	mA	

NOTES:

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER			74	UNIT	
		TEST CONDITIONS	C _L = 15pF		
			Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	30		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		27 27	ns

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.


^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} MAX +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} With all outputs open.


AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

		TTOT COMPITIONS	74LS		UNIT
	PARAMETER	TEST CONDITIONS Min Max		Max	UNII
t _W (L)	Clock pulse width (LOW)	Waveform 1	20		ns
t _s	Setup, Data to CP	Waveform 2	20		ns
t _h	Hold time, Data to CP	Waveform 2	5		ns
ts	Setup time, CE to CP	Waveform 2	20		ns
th	Hold time, CE to CP	Waveform 2	5		ns


AC WAVEFORMS




Waveform 1. Clock to Output Delays And Clock Pulse Width



TEST CIRCUITS AND WAVEFORMS





 $V_{M} = 1.3V$ for 74LS; $V_{M} = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mathsf{TLH}},\ t_{\mathsf{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

F 4 4 4 1 1 1	IN	INPUT PULSE REQUIREMENTS				
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}	
74	3.0V	1MHz	500ns	7ns	7ns	
74LS	3.0V	1MHz	500ns	15ns	6ns	
74S	3.0V	1MHz	500ns	2.5ns	2.5ns	

Signetics

74LS378 Flip-Flop

Hex D Flip-Flop With Clock Enable Product Specification

Logic Products

FEATURES

- Ideal for addressable register applications
- Six edge-triggered D flip-flops
- Buffered common clock
- Clock Enable for address and data synchronization applications
- See '174 for Master Reset version

DESCRIPTION

The '378 has six edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously when the Clock Enable (CE) is low.

The register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The $\overline{\text{CE}}$ input is also

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)		
74LS378	40MHz	15mA		

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS378N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74LS
All	Inputs	1LSul
All	Outputs	10LSul

NOTE


Where a 74LS unit load (LSul) is 20µA IIH and -0.4mA IIL.

edge-triggered and must be stable only HIGH clock transition for predictable one set-up time prior to the LOW-to-operation.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Flip-Flop 74LS378

LOGIC DIAGRAM



MODE SELECT — FUNCTION TABLE

ODEDATING	11	IPUT	s	OUTPUTS
OPERATING	СР	CE	Dn	Qn
Load "1"	1	1	h	н
Load ''0''	1	1	ı	L
Hold (do nothing)	↑ X	h H	X X	no change no change

- H = HIGH voltage level steady state.
- h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.
- L = LOW voltage level steady state.
- I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.
- X = Don't care.
- ↑ = LOW-to-HIGH clock transition.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	٧
V _{IN}	Input voltage	-0.5 to +7.0	٧
In	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74LS		
	PAHAMEIEH	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			V
V _{IL}	LOW-level input voltage			+0.8	V
l _{IK}	Input clamp current			-18	mA
Гон	HIGH-level output current			-400	μΑ
loL	LOW-level output current			8	mA
T _A	Operating free-air temperature	0		70	°C

Flip-Flop 74LS378

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					74LS01		
	PARAMETER	TEST	CONDITIONS ¹	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} =	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX		3.5		V
	LOW-level	V _{CC} = MIN,	I _{OL} = MAX		0.35	0.5	٧
VOL	output voltage	V _{IH} = MIN V _{IL} = MAX	I _{OL} = 4mA		0.25	0.4	٧
VIK	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{1K}$				-1.5	٧
I _I	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V				0.1	mA
l _{IH}	HIGH-level input current	$V_{CC} = MAX, V_1 = 2$	2.7V			20	μΑ
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_I = 0$).4V			-0.4	mA
ios	Short-circuit output current ³	V _{CC} = MAX		-20		-100	mA
I _{CC}	Supply current ⁴ (total)	V _{CC} = MAX			15	24	mA

NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Ios is tested with V_{CUT} = +0.5V and V_{CC} MAX +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. With ground to all data inputs and the Clock Enable input and all outputs open, ICC is measured after a momentary ground, then 4.5V is applied to clock.

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74	LS	
	PARAMETER	TEST CONDITIONS	C _L = 15pF	$R_L = 2k\Omega$	UNIT
			Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	30		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		27 27	ns


AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

		_		74LS		
	PARAMETE	я.	TEST CONDITIONS	Min	Max	UNIT
t _W (L)	Clock pulse width (LOW)		Waveform 1	20		ns
ts	Set-up time, Data to CP		Waveform 2	20		ns
th	Hold time, Data to CP		Waveform 2	0		0
ts	Set-up time, CE to CP	Active state	Waveform 2	25		ns
15	Got-up time, OL to or	Inactive state	Waveletti E	10		ns
in	Hold time, CE to CP		Waveform 2	5		ns


Flip-Flop

74LS378

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



Signetics

74LS390 Counter

Dual Decade Ripple Counter Product Specification

Logic Products

FEATURES

- Two BCD decade or bi-quinary counters
- One package can be configured to divide-by-2, 4, 5, 10, 20, 25, 50 or 100
- Two Master Resets to clear each decade counter individually

DESCRIPTION

The '390 is a dual 4-bit decade ripple counter divided into four separately clocked sections. The counter has two divide-by-two sections and two divideby-five sections. These sections are normally used in a BCD decade or a biquinary configuration, since they share a common Master Reset input. If the two Master Resets can be used to simultaneously clear all 8 bits of the counter, a number of counting configurations are possible within one package. The separate clocks of each section allow ripple counter or frequency division applications of divide-by-2, 4, 5, 10, 20, 25, 50 or 100.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)		
74LS390	55MHz	15mA		

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ± 5%; T _A = 0°C to +70°C
Plastic DIP	N74LS390N
Plastic SO-16	N74LS390D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
MR	Inputs	1LSul
CP ₀	Inputs	4LSul
CP ₁	Inputs	6LSul
All	Outputs	10LSul


NOTE:

A 74LS unit load (LSuI) is $20\mu A~I_{IH}$ and $-0.4mA~I_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Counter 74LS390

LOGIC DIAGRAM



Each section is triggered by the HIGH-to-LOW transition of the Clock (\overline{CP}) inputs. For BCD decade operation, the Q_0 output is connected to the \overline{CP} , input of the divide-by-five section. For bi-quinary decade operation (50% duty cycle output), the Q_3 output is connected to the CP_0 input, and Q_0 becomes the decade output.

The Master Resets (MR $_{\rm a}$ and MR $_{\rm b}$) are active HIGH synchronous inputs to each decade counter which operate on the portion of the counter identified by the "a" and "b" suffixes in the Pin Configuration. A HIGH level on the MR input overrides the clocks and sets the four outputs LOW.

BCD COUNT SEQUENCE FOR ½ THE '390

COUNT		OUT	PUTS	
COUNT	Qo	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	н	L	Н	L
6	L	Н	Н	L
7	н	Н	Н	L
8	L	L	L	н
9	Н	L	L	н

BI-QUINARY COUNT SEQUENCE FOR ½ THE '390

COUNT		OUT	PUTS	
COUNT	Qo	Q ₁	Q ₂	Q ₃
0	L	L	L	L
1	L	Н	L	L
2	L	L	Н	L
3	L	Н	н	L
4	L	L	L	н
5	Н	L	L	L
6	Н	Н	L	L
7	Н	L	Н	L
8	Н	Н	Н	L
9	Н	L	L	н

H = HIGH voltage level L = LOW voltage level

NOTE:

Output Q_0 is connected to input \overline{CP}_1 with

Counter input on \overline{CP}_0 .

NOTE:

Output Q₃ is connected to input \overline{CP}_0 with Counter input on \overline{CP}_1 .

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	٧
V _{IN}	Input voltage	-0.5 to +7.0	٧
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70	°C

NOTE

 V_{IH} limited to 5.5V on \overline{CP}_0 and \overline{CP}_1 inputs.

Counter 74LS390

RECOMMENDED OPERATING CONDITIONS

				74LS		
PARAMETER		Mi		Min Nom		UNIT
V _{CC}	Supply voltage		4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage		2.0			V
V _{IL}	LOW-level input voltage				+ 0.8	V
l _{IK}	Input clamp current		1		-18	mA
Юн	HIGH-level output current				-400	μΑ
loL	LOW-level output current				8	mA .
TA	Operating free-air temperature		0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

74LS390								
PARAMETER		, T	TEST CONDITIONS ¹		Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} =	MIN, VIL = MA	XX, I _{OH} = MAX	2.7	3.4		V
	LOW lovel system with	V _{CC} = MIN, V _{IH} =	MIN, IOL =	MAX		0.35	0.5	V
V _{OL}	LOW-level output voltage	V _{IL} = MAX	loL =	4mA (74LS)		0.25	0.4	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _i = I _i	К				-1.5	٧
			V _I = 7.0V	MR inputs			0.1	mA
l ₁	Input current at maximum input voltage	V _{CC} = MAX	V 5.5V	CP ₀ inputs			0.2	mA
	input voitage	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V _I = 5.5V	CP₁ inputs			0.4	mA
				MR inputs			20	μΑ
lін	HIGH-level input current	V _{CC} = MAX, V _i =	2.7V	CP ₀ inputs			100	μΑ
				CP₁ inputs			200	μΑ
				MR inputs			-0.4	mA
I _I L	LOW-level input current	V _{CC} = MAX, V _I =	0.4V	CP ₀ inputs			-1.6	mA
				CP₁ inputs			-2.4	mA
los	Short-circuit output current ³	V _{CC} = MAX			-20		~100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX				15	26	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at V_{CC} = 5V, T_A = 25°C.
- 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure I_{CC} with MR inputs grounded following momentary connection to 4.5V, all other inputs grounded and outputs open.

Signetics Logic Products Product Specification

Counter 74LS390

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

	74L					
PARAMETER		TEST CONDITIONS	C _L = 15pl	UNIT		
			Min	Max		
f _{MAX}	CP ₀ input count frequency	Waveform 1	25		MHz	
f _{MAX}	CP ₁ input count frequency	Waveform 1	12.5		MHz	
t _{PLH} t _{PHL}	Propagation delay CP ₀ to Q ₀	Waveform 1		20 20	ns	
t _{PLH} t _{PHL}	Propagation delay CP ₀ to Q ₂	Waveform 1		60 60	ns	
t _{PLH} t _{PHL}	Propagation delay CP ₁ to Q ₁ or Q ₃	Waveform 1		21 21	ns	
t _{PLH} t _{PHL}	Propagation delay CP ₁ to Q ₂	Waveform 1		39 39	ns	
t _{PHL}	Propagation delay, MR to Q	Waveform 2		39	ns	


NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER		Trot coupitions	74		
		TEST CONDITIONS	Min	Max	UNIT
t _W	CP ₀ pulse width	Waveform 1	20		ns
t _W	CP₁ pulse width	Waveform 1	40		ns
t _W	MR pulse width	Waveform 2	20		ns
t _{rec}	Recovery time, MR to CP	Waveform 2	25		ns


AC WAVEFORMS




Counter

74LS390

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 $R_L = Load$ resistor to $V_{CG};$ see AC CHARACTERISTICS for value. $C_L = Load$ capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

INPUT PULSE REQUIREMENTS								
Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}				
3.0V	1MHz	500ns	7ns	7ns				
3.0V	1MHz	500ns	15ns	6ns				
3.0V	1MHz	500ns	2.5ns	2.5ns				
	Amplitude 3.0V 3.0V	Amplitude Rep. Rate 3.0V 1MHz 3.0V 1MHz	Amplitude Rep. Rate Pulse Width 3.0V 1MHz 500ns 3.0V 1MHz 500ns	Amplitude Rep. Rate Pulse Width t _{TLH} 3.0V 1MHz 500ns 7ns 3.0V 1MHz 500ns 15ns				

Signetics

74LS393 Counter

Dual 4-Bit Binary Ripple Counter Product Specification

Logic Products

FEATURES

- Two 4-bit binary counters
- Divide-by any binary module up to 28 in one package
- Two Master Resets to clear each 4-bit counter individually

DESCRIPTION

The '393 is a Dual 4-bit Binary Ripple Counter with separate Clock and Master Reset inputs to each counter. The operation of each half of the '393 is the same as the '93 except no external clock connections are required. The counters are triggered by a HIGH-to-LOW transition of the Clock (\overline{CP}_a and \overline{CP}_b) inputs. The counter outputs are internally connected to provide Clock inputs to succeeding stages. The outputs of the ripple counter do not change synchronously and should not be used for high speed address decoding.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74LS393	35MHz	15mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ± 5%; T _A = 0°C to +70°C	
Plastic DIP	N74LS393N	
Plastic SO-14	N74LS393D	

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
MR	Master Reset input	1LSul
CP	Clock input	4LSul
Q	Output	10LSul


NOTE:

Where a 74LS unit load (LSuI) is $20\mu A\ I_{IH}$ and $-0.4mA\ I_{IL}$


PIN CONFIGURATION




LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



LOGIC DIAGRAM



The Master Resets (MR_a and MR_b) are active-HIGH asynchronous inputs to each 4-bit counter identified by the "a" and "b" suffixes in the Pin Configuration. A HIGH level on the MR input overrides the clock and sets the outputs LOW.

COUNT SEQUENCE FOR ½ THE '393

COUNT	OUTPUTS						
COUNT	Q ₀	Q ₁	Q ₂	Q ₃			
0	L	L	L	L			
1	L	L	L	L			
2	L	Н	L	L			
3	н	н	L	L			
4	L		Н	L L L			
5	н	L	н	L			
6		Н	н	L			
- 7	H	н	H	L			
8	L	L		н			
9	L H	L	L	Н			
10	L	н	L	Н			
11	н	н	L	н			
12	L		Н	н			
13	н	s L L	н	Н			
14	L	Н	н	н '			
15	н	н	н	н			

H = HIGH voltage level L = LOW voltage level

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

4	2.2.4		74LS			
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	V	
V _{IH}	HIGH-level input voltage	2.0			V	
V _{IL}	LOW-level input voltage	No.		+0.8	V	
lık	Input clamp current			-18	mA	
Юн	HIGH-level output current			-400	μΑ	
loL	LOW-level output current			8	mA	
T _A	Operating free-air temperature	0		70	°C	

5

Counter 74LS393

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER							74LS393		
			TEST CONDITIONS ¹		Min	Typ ²	Max	UNIT	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH}	= MIN, V	L = MA	XX, I _{OH} = MAX	2.7	3.4		٧
.,	LOW Love Love Andrew	V _{CC} = MIN, V _{IH}	= MIN,	lor.	= MAX		0.35	0.5	V
V _{OL}	LOW-level output voltage	V _{IL} = MAX		loL =	= 4mA (74LS)		0.25	0.4	٧
ViK	Input clamp voltage	V _{CC} = MIN, I _I =	$CC = MIN, I_1 = I_{1K}$					-1.5	٧
	Input current at maximum		$V_1 = 7$	0V	MR input	,		0.1	mA
l _l	input voltage	V _{CC} = MAX	V ₁ = 5.	5V	CP input			0.2	mA
	1110111	.,	0.714		MR input			20	μΑ
Ιн	HIGH-level input current	$V_{CC} = MAX, V_1 =$	= 2.7V		CP input			100	μΑ
	1000				MR input			-0.4	mA
ΗL	LOW-level input current	$V_{CC} = MAX, V_1 =$	V _{CC} = MAX, V _I = 0.4V				-1.6	mA	
los	Short-circuit output current ³	V _{CC} = MAX	V _{CC} = MAX			-20		-100	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX				15	26	mA	

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure I_{CC} with both MR inputs grounded following momentary connection to 4.5V, all other inputs grounded and all outputs open.

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74		
PARAMETER		TEST CONDITIONS	C _L = 15pF	UNIT	
			Min	Max	
f _{MAX}	CP input count frequency	Waveform 1	25		MHz
t _{PLH} t _{PHL}	Propagation delay CP to Q ₀	Waveform 1		20 20	ns
t _{PLH} t _{PHL}	Propagation delay CP to Q ₃	Waveform 1		60 60	ns
t _{PHL}	Propagation delay, MR to Q	Waveform 2		39	ns


NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r , t_h pulse width or duty cycle.

AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V


			74LS		
	PARAMETER	TEST CONDITIONS	Min	Max	UNIT
t _W	CP pulse width	Waveform 1	20		ns
t _W	MR pulse width	Waveform 2	20		ns
t _{rec}	Recovery time, MR to CP	Waveform 2	25		ns

AC WAVEFORMS



 V_M = 1.5V for 74 and 74LS; V_M = 1.3V for 74LS. The number of clock pulses required between the $t_{\rm PLH}$ and $t_{\rm PHL}$ measurements can be determined from the appropriate Function Table.


Waveform 1




 V_M = 1.5V for 74 and 74LS; V_M = 1.3V for 74LS. The number of clock pulses required between the $t_{\rm PLH}$ and $t_{\rm PHL}$ measurements can be determined from the appropriate Function Table.

Waveform 2

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 74 Totem-Pole Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries.

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS							
PAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

5

Signetics

74LS395A Shift Register

4-Bit Cascadable Shift Register With 3-State Outputs Product Specification

Logic Products

FEATURES

- 4-bit parallel load shift register
- Independent 3-state buffer outputs
- Separate Q₃ output for serial expansion
- Asynchronous Master Reset

DESCRIPTION

The '395 is a 4-Bit Shift Register with serial and parallel synchronous operating modes and four 3-state buffer outputs. The shifting and loading operations are controlled by the state of the Parallel Enable (PE) input. When PE is HIGH, data is loaded from the Parallel Data inputs $(D_0 - D_3)$ into the register synchronous with the HIGH-to-LOW transition of the Clock input (CP). When PE is LOW, the data at the Serial Data input (Ds) is loaded into the Q₀ flip-flop, and the data in the register is shifted one bit to the right in the direction $(Q_0 \rightarrow Q_1 \rightarrow Q_2 \rightarrow Q_3)$ synchronous with the negative clock transition. The

ТҮРЕ	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74LS395A	45MHz	19mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to +70°C
Plastic DIP	N74LS395AN

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74LS
All	Inputs	1LSul
Q ₀ – Q ₃	Outputs	30LSul
Q ₃	Output	10LSul

NOTE:


Where a 74LS unit load (LSuI) is 20µA I_{IH} and -0.4mA I_{IL}

PE and Data inputs are fully edge-triggered and must be stable only one setup prior to the HIGH-to-LOW transition of the clock. The Master Reset ($\overline{\text{MR}}$) is an asynchronous active-LOW input. When LOW, the $\overline{\text{MR}}$ overrides the clock and all other inputs and clears the register.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




74LS395A

The 3-state output buffers are designed to drive heavily loaded 3-state buses, or large capacitive loads. The active-LOW Output Enable (OE) controls all four 3-state buffers independent of the register operation. The

data in the register appears at the outputs when $\overline{\text{OE}}$ is LOW. The outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus when OE is HIGH. The output from the last stage is

brought out separately. This output (Q3) is tied to the Serial Data input (Ds) of the next register for serial expansion applications. The Q3 output is not affected by the 3-state buffer

LOGIC DIAGRAM



FUNCTION TABLE

REGISTER	INPUTS				OUTPUTS				
OPERATING MODES	MR	CP	PE	Ds	Dn	Q ₀	Q ₁	Q ₂	Q ₃
Reset (clear)	L	Х	Х	Х	Х	L	L	L	L
Shift right	H	↓ ↓		l h	X X	ıπ	90 90	q ₁ q ₁	q ₂
Parallel load	Н	1	h h	X	l h	L H	L H	L H	L

3-STATE BUFFER		INPUTS	OUTPUTS			
OPERATING MODES	ŌĒ	Q _n (Register)	Q ₀ , Q ₁ , Q ₂ , Q ₃	Q ₃		
Read	L	L H	L H	L H		
Disable buffers	H	L H	(Z) (Z)	L H		

- H = HIGH voltage level
- h = HIGH voltage level one set-up time prior to the HIGH-to-LOW clock transition.
- L = LOW voltage level.
- I = LOW voltage level one set-up time prior to the HIGH-to-LOW clock transition.
- qn = Lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW clock transition.
- X = Don't care.
- (Z) = HIGH impedance "off" state. ↓ = HIGH-to-LOW transition.

74LS395A

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	٧
In	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER			Nom	Max	UNIT
V _{CC}	Supply voltage		4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage		2.0			V
V _{IL}	LOW-level input voltage				+ 0.8	V
l _{iK}	Input clamp current				-18	mA
	LUCLUS t t	Q ₃			-400	μΑ
Юн	HIGH-level output current	Q ₀ - Q ₃			-2.6	mA
	1000	Q ₃			8	mA
I _{OL} LOW-level output current		Q ₀ - Q ₃			24	mA
T _A	Operating free-air temperature		0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER					74LS395A			
		TEST CONDITIONS ¹			Min	Typ ²	Max	UNIT
V _{OH} HIGH-level output voltage		V _{CC} = MIN, V _{IH} = MIN,	Q ₃		2.7	3.4		٧
	· · · · · · · · · · · · · · · · · · ·	$V_{IL} = MAX,$ $I_{OH} = MAX$	Q ₀ , Q ₁ ,	Q ₂ , Q ₃	2.4	3.1		٧
			Q ₃	I _{OL} = MAX		0.35	0.5	٧
.,	LOW lovel autout voltage	$V_{CC} = MIN,$ $V_{IH} = MIN,$	U ₃	I _{OL} = 4mA (74LS)		0.25	0.4	٧
V _{OL}	LOW-level output voltage	VIL = MAX	Q ₀ , Q ₁ ,	I _{OL} = MAX		0.35	0.5	٧
		Q ₂ , Q ₃	I _{OL} = 12mA (74LS)		0.25	0.4	V	
V _{IK}	Input clamp voltage	V _{CC} = MIN, I ₁ = I ₁	K				-1.5	٧
lozh	Off-state output current, HIGH-level voltage applied	$V_{CC} = MIN, V_{IH} = V_{O} = 2.7V$	MIN,	Q ₀ , Q ₁ , Q ₂ , Q ₃			20	μА
lozL	Off-state output current, LOW-level voltage applied	$V_{CC} = MIN, V_{IH} = V_{O} = 0.4V$	· MIN,	Q ₀ , Q ₁ , Q ₂ , Q ₃			-20	μΑ
l _i	Input current at maximum input voltage	V _{CC} = MAX, V _I =	7.0V				0.1	mA
l _{IH}	HIGH-level input current	V _{CC} = MAX, V _I =	2.7V				20	μΑ
I _{IL}	LOW-level input current	$V_{CC} = MAX$, $V_1 = 0.4V$				-0.4	mA	
	Short-circuit output		() ₃	-20		-100	mA
los	current ³	V _{CC} = MAX	(Q ₀ , Q ₁ , Q ₂ , Q ₃	-30		-130	mA
	0 - 1 4 (1.1.1)		(Condition 1		19	34	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX		Condition 2		19	31	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			74		
PARAMETER		TEST CONDITIONS	C _L = 45pF,	UNIT	
			Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	30		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to buffer outputs	Waveform 1		30 30	ns
t _{PLH}	Propagation delay Clock to Q ₃ output	Waveform 1, $R_L = 2k\Omega$, $C_L = 15pF$		30 30	ns
t _{PHL}	Propagation delay, MR to output	Waveform 2		35	ns
t _{PZH}	Enable time to HIGH level	Waveform 3		25	ns
t _{PZL}	Enable time to LOW level	Waveform 4		25	ns
t _{PHZ}	Disable time from HIGH level	Waveform 3, C _L = 5pF		17	ns
t _{PLZ}	Disable time from LOW level	Waveform 4, C _L = 5pF		20	ns

NOTE

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

5

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Measure I_{CC} with D_S and Master Reset at 4.5V. The Data inputs grounded and outputs open under the following conditions: Condition 1: $\overline{\text{OE}}$ at 4.5V. A momentary 3V, then ground, applied to $\overline{\text{CP}}$. Condition 2: Ground $\overline{\text{OE}}$ and $\overline{\text{CP}}$ inputs.


74LS395A


Shift Register

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

		TEST CONDITIONS	74		
	PARAMETER	TEST CONDITIONS	Min	Max	UNIT
t _W	Clock pulse width	Waveform 1	16		ns
t _W	Master Reset pulse width	Waveform 2	25		ns
t _s	Set-up time, data to clock	Waveform 5	20		ns
t _h	Hold time, data to clock	Waveform 5	10		ns
t _s	Set-up time, PE to clock	Waveform 5	40		ns
t _h	Hold time, PE to clock	Waveform 5	10		ns
t _{rec}	Recovery time, MR to clock	Waveform 2	30		ns

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Input Pulse Definition

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2		
t _{PZH}	Open	Closed		
tpzL	Closed	Open		
t _{PHZ}	Closed	Closed		
t _{PLZ}	Closed	Closed		

DEFINITIONS R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.


 $t_{\mbox{\scriptsize TLH}},\,t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

Q3 is a standard totem-pole output.

544411 V	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	mplitude Rep. Rate Pulse Width		t _{TLH}	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

74LS395A

AC WAVEFORMS



5-559

Signetics

74LS445 Decoder/Driver

BCD-To-Decimal Decoder/Driver (Open Collector)

Product Specification

Logic Products

FEATURES

- 80mA output drive capability
- 7V output breakdown voltage
- See '45 for 30V output voltage
- See '42 for standard TTL outputs

DESCRIPTION

The '445 is a 1-of-10 decoder with open collector outputs. This decoder accepts BCD inputs on the A_0 to A_3 address lines and generates 10 mutually exclusive active LOW outputs. When an input code greater than ''9'' is applied, all outputs are HIGH. This device can therefore be used as a 1-of-8 decoder with A_3 used as an active LOW enable.

The '445 features an output breakdown voltage of 7V. This device is ideal as a lamp or solenoid driver.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS445	39ns	7mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74LS445N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
All	Inputs	1LSul
All	Outputs	30LSul


NOTE:

A 74LS unit load (LSul) is 20 µA IIH and -0.4mA IIL.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



74LS445

LOGIC DIAGRAM



FUNCTION TABLE

A ₃	A ₂	A ₁	A ₀	ō	1	2	3	4	5	6	7	8	9
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Η
L	L	L	Н	н	L	н	н	н	н	н	н	н	н
L	L	Н	L	н	Н	L	н	н	н	н	Н	н	н
L	L	н	н	н	Н	Н	L	Н	Н	Н	Н	н	Н
L	н	L	L	Н	Н	н	Н	L	н	н	Н	Н	н
L	н	L.	н	н	н	Н	Н	Н	L	Н	Н	н	н
L	Н	Н	L	Н	Н	н	Н	Н	Н	L	Н	Н	Н
L	н	Н	Н	Н	Н	Н	н	н	н	н	L	Н	Н
н	L	L	L	н	Н	н	н	н	н	н	Н	L	н
н	L	L	н	Н	Н	Н.	Н	Н	Н	Н	H	H	L
н	L	н	L	H	Н	н	Н	Н	Н	Н	Н	Н	Н
H	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	H	Н	Н
н	н	L	L	Н	Н	Н	Н	Н	Н	н	Н	Н	н
Н	н	L	Н	Н	Н	Н	Н	Н	H	Н	Н	Н	Н
н	н	Н	L	н	Н	Н	Н	Н	Н	Н	Н	Н	Н
н	н	Н	Н	н	Н	Н	Н	н	Н	Н	Н	Н	н

H = HIGH voltage levels

L = LOW voltage levels

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	٧
V _{IN}	Input voltage	-0.5 to +7.0	٧
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

5

Decoder/Driver

74LS445

RECOMMENDED OPERATING CONDITIONS

PARAMETER			74LS			
		Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	V	
V _{IH}	HIGH-level input voltage	2.0			V	
V _{IL}	LOW-level input voltage			+0.8	V	
lık	Input clamp current			-18	mA	
V _{OH}	HIGH-level output voltage			7.0	V	
loL	LOW-level output current			24	mA	
T _A	Operating free-air temperature	0		70	°C	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					74LS445		
	PARAMETER	TEST	TEST CONDITIONS ¹		Typ ²	Max	UNIT
Іон	HIGH-level output current	V _{CC} = MIN, V _{IH} = V _{OH} = 7.0V	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$, $V_{OH} = 7.0V$			250	μΑ
		V _{CC} = MIN,	I _{OL} = MAX		0.35	0.5	٧
V _{OL}	LOW-level output voltage	V _{IH} = MIN,	I _{OL} = 12mA (74LS)		0.25	0.4	٧
		V _{IL} = MAX	I _{OL} = 80mA (74LS)		1.6	3.0	٧
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_1 = I_{11}$	ζ			-1.5	٧
l _l	Input current at maximum input voltage	V _{CC} = MAX, V _I =	$V_{CC} = MAX, V_1 = 7.0V$			0.1	mA
I _{IH}	HIGH-level input current	V _{CC} = MAX, V _I =	V _{CC} = MAX, V _I = 2.7V			20	μΑ
I _{IL}	LOW-level input current	V _{CC} = MAX, V _I =	$V_{CC} = MAX, V_1 = 0.4V$			-0.4	mA
Icc	Supply current ³ (total)	V _{CC} = MAX			7	13	mA


NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Measure ICC with all inputs grounded and all outputs open.

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V


PARAMETER		TEST CONDITIONS	7 C _L = 45pF	UNIT	
			Min	Max	
t _{PLH}	Propagation delay Address to output	Waveforms 1 & 2		50 50	ns

AC WAVEFORMS



 V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Waveform 1. Waveform For Inverting Outputs




V_M = 1.3V for 74LS; V_M ≈ 1.5V for all other TTL families.


Waveform 2. Waveform For Non-inverting Outputs

Decoder/Driver

74LS445

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Test Circuit For 74 Open Collector Outputs

DEFINITIONS

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 t_{TLH} , t_{THL} Values should be less than or equal to the table entries

Input Pulse Definition

FAMIL V	IN	REQUIREME	NTS		
FAMILY	Amplitude	Rep. Rate Pulse Width		t _{TLH}	t _{THL}
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns

5

Signetics

74LS490 Counter

Dual BCD Decade Ripple Counter Product Specification

Logic Products

FEATURES

- Two BCD decade counters
- Asynchronous Master Set (set-to-9)
- Asynchronous Master Reset (clear)

DESCRIPTION

The '490 is a Dual BCD Decade Ripple Counter with separate Clock, Master Set, and Master Reset inputs to each counter. The operation of each half of the '490 is the same as the '90 used in the BCD decade mode.

The counters are triggered by the HIGH-to-LOW transition of the Clock (\overline{CP}) inputs. No external connections are required to get the full BCD (8421) decade counting scheme from the counters. The counter outputs are internally connected as clocks or decoded inputs to succeeding stages. Since this is a ripple type counter, the outputs do not change synchronously and should not be used for high speed address decoding.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)		
74LS490	55MHz	. 15mA		

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74LS490N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
CP	Input	4LSul
MR, MS	Inputs	1LSul
Q ₀ – Q ₃	Outputs	10LSul


NOTE

Where a 74LS unit load (LSuI) is 20 µA IIH and -0.4mA IIL.


The Master Set (MS) and Master Reset (MR) are asynchronous active-HIGH inputs. The HIGH MR input overrides the clock and clears the associated 4 bits of

the counter. The HIGH MS input overrides the clock and MR inputs and sets the associated 4 bits to nine (HLLH).


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Counter

74LS490

LOGIC DIAGRAM



MODE SELECTION — FUNCTION TABLE FOR ½ THE '490

RESET/SET INPUTS			OUTI	PUTS	
MR	MS	Qo	Q ₁	Q ₂	Q ₃
Н	L	L	L	L	L
L	Н	Н	L	L	Н
L	L	Count			

H = HIGH voltage level

L = LOW voltage level

X = Don't care

BCD COUNT SEQUENCE FOR ½ THE '490

COUNT	OUTPUTS				
COUNT	Q ₀	Q ₁	Q ₂	Q ₃	
0	L	L	L	L	
1	н	L	L	L	
2	L	Н	L	L	
3	Н	Н	L	L	
4	L	L	н	L	
5	н	L	н	L	
6	L	Н	н	L	
7	Н	Н	Н	L	
8	L	L	L	н	
9	Н	L	L	Н	

NOTE:

Output Q₀ connected to input \overline{CP}_1 .

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	٧
V _{IN}	Input voltage	-0.5 to +7.0	٧
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
T _A	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74LS		
			Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			٧
V _{IL}	LOW-level input voltage			+0.8	V
lık	Input clamp current			-18	mA
Іон	HIGH-level output current			-400	μΑ
loL	LOW-level output current			8	mA
TA	Operating free-air temperature	0		70	°C

Signetics Logic Products Product Specification

Counter 74LS490

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					74LS490				
	PARAMETER		TEST CONDITIONS ¹			Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{II}	H = MIN,	V _{IL} = MA	X, I _{OH} = MAX	2.7	3.4		V
.,	LOW level autout valters	V _{CC} = MIN, V _{II}	H = MIN,	I _{OL} = N	ИАХ		0.35	0.5	V
V _{OL}	LOW-level output voltage	V _{IL} = MAX		I _{OL} = 4	mA (74LS)		0.25	0.4	V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I =	$V_{CC} = MIN, I_1 = I_{IK}$				-1.5	٧	
	Input current at maximum	., .,	V _i = 7.	0V	MR, MS inputs			0.1	mA
Ч	input voltage	V _{CC} = MAX	$V_{CC} = MAX$ $V_I = 5.5V$ \overline{CP}	CP input			0.2	mA	
			0.71/		MR, MS inputs			20	μΑ
I _{IH}	HIGH-level input current	$V_{CC} = MAX, V_1$	= 2.7V		CP input			100	μΑ
		MR, M	MR, MS inputs			-0.4	mA		
IIL	LOW-level input current	$V_{CC} = MAX, V_I = 0.4V$ \overline{CP} inp		CP input			-1.6	mA	
los	Short-circuit output current ³	V _{CC} = MAX		-20		-100	mA		
Icc	Supply current ⁴ (total)	V _{CC} = MAX					15	26	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER			74	ILS	
		TEST CONDITIONS	C _L = 15pF	UNIT	
			Min	Max	
f _{MAX}	CP input count frequency	Waveform 1	35		MHz
t _{PLH} t _{PHL}	Propagation delay CP to Q ₀	Waveform 1		20 20	ns
t _{PLH} t _{PHL}	Propagation delay CP to Q ₁ or Q ₃	Waveform 1		39 39	ns
t _{PLH} t _{PHL}	Propagation delay CP to Q ₂	Waveform 1		54 54	ns
t _{PHL}	Propagation delay, MR to Q	Waveform 2		39	ns
t _{PLH}	Propagation delay MS to Q	Waveforms 2 & 3		39 36	ns

NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r , t_l , pulse width or duty cycle.

AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V

	24244575	DADAMETED TEST CONDITIONS		74LS		
	PARAMETER	TEST CONDITIONS	Min	Max	UNIT	
t _W	CP pulse width	Waveform 1	20		ns	
t _W	MR pulse width	Waveform 2	20		ns	
t _W	MS pulse width	Waveforms 2 & 3	20		ns	
t _{rec}	Recovery time, MR to CP	Waveform 2	25		ns	
t _{rec}	Recovery time, MS to CP	Waveforms 2 & 3	25		ns	

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


^{4.} Measure I_{CC} with all outputs open, MR inputs grounded following momentary connection to 4.5V, and all other inputs grounded.

Counter 74LS490

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



Signetics

74S534 Flip-Flop

Octal D Flip-Flop With 3-State Outputs Product Specification

Logic Products

FEATURES

- 8-bit positive, edge-triggered register
- Inverting outputs
- 3-State output buffers
- Common 3-State Output Enable
- Independent register and 3-State buffer operation

DESCRIPTION

The '534 is an 8-bit, edge-triggered register coupled to eight 3-State inverting output buffers. The two sections of the device are controlled independently by the Clock (CP) and Output Enable (OE) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's $\overline{\Omega}$ output. The clock buffer has about 400mV of hysteresis built in to help minimize problems that signal and ground noise can cause on the clocking operation.

ТҮРЕ	PE TYPICAL PROPAGATION TYPICAL SUPPLY CURREN (TOTAL)	
74S534	8ns	116mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74S534N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74S
All	Inputs	1Sul
All	Outputs	10Sul


NOTE

Where a 74S unit load (Sul) is $50\mu A~I_{IH}$ and $-2.0mA~I_{IL}$


The 3-State inverting output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active LOW Output Enable (OE) controls all eight 3-State buffers independent of the register opera-

tion. When \overline{OE} is LOW, the data in the register appears at the outputs. When \overline{OE} is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Flip-Flop 74\$534

LOGIC DIAGRAM



MODE SELECT - FUNCTION TABLE

ORFOATING MODES		INPUTS		INTERNAL REGISTER	OUTPUTS
OPERATING MODES		СР	Dn	INTERNAL REGISTER	Q ₀ - Q ₇
Load and read register	L L	†	l h	L H	H
Load register and disable outputs	H	†	l h	L H	(Z) (Z)

H = HIGH voltage level

h = HIGH voltage level one Set-up time prior to the LOW-to-HIGH clock transition

= LOW voltage level

= LOW voltage level one Set-up time prior to the LOW-to-HIGH clock transition

(Z) = HIGH impedance "off" state

1 = LOW-to-HIGH clock to the

= LOW-to-HIGH clock transition

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	748	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

		74S			
	PARAMETER	Min	Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			V
V _{IL}	LOW-level input voltage			+ 0.8	V
l _{IK}	Input clamp current			-18	mA
Іон	HIGH-level output current			-6.5	mA
loL	LOW-level output current			20	mA
TA	Operating free-air temperature	0	7	70	°C

5-569 December 4, 1985

Flip-Flop 74S534

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				74S534				
	PARAMETER	TEST CONDITIONS ¹		Min	Typ ²	Max	Max UNIT	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V	H = MIN, VIL	= MAX, I _{OH} = MAX	2.4	3.1		V
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V	H = MIN, VIL	= MAX, I _{OL} = MAX			0.5	٧
VIK	Input clamp voltage	V _{CC} = MIN, I _I	= I _{IK}				-1.2	٧
l _{OZH}	Off-state output current, HIGH-level voltage applied	V _{CC} = MAX, V	' _{IH} = MIN	V _O = 2.4V			50	μΑ
lozL	Off-state output current, LOW-level voltage applied	V _{CC} = MAX, V	'IH = MIN	V _O = 0.5V			-50	μΑ
l ₁	Input current at maximum input voltage	V _{CC} = MAX		V _i = 5.5V			1.0	mA
lін	HIGH-level input current	V _{CC} = MAX, V	' _l = 2.7V				50	μΑ
I _{IL}	LOW-level input current	V _{CC} = MAX		V ₁ = 0.5V			-0.25	mA
los	Short-circuit output current ³	V _{CC} = MAX			-40		-100	mA
			Iccl	All inputs grounded		102	140	mA
Icc	Supply current (total)	V _{CC} = MAX	lccz	CP, \overline{OE} = 4.5V D inputs = GND		131	180	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74S			
	PARAMETER	TEST CONDITIONS	C _L = 15pF	UNIT		
			Min	Max		
f _{MAX}	Maximum clock frequency	Waveform 3	75		MHz	
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 3		15 17	ns	
t _{PZH}	Enable time to HIGH level	Waveform 1		15	ns	
t _{PZL}	Enable time to LOW level	Waveform 2	The second of th	18	ns	
t _{PHZ}	Disable time from HIGH level	Waveform 1, C _L = 5pF		9	ns	
t _{PLZ}	Disable time from LOW level	Waveform 2, C _L = 5pF		12	ns	

AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V

PARAMETER		TEST COUNTY OF	74		
		TEST CONDITIONS	Min	Max	UNIT
t _W (H) t _W (L)	Clock pulse width	Waveform 3	6 7.3		ns
ts	Set-up time, data to clock	Waveform 4	5		ns
t _h	Hold time, data to clock	Waveform 4	2		ns

NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with nc constraints on t_r, t_f, pulse width or duty cycle.


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{\rm CC}$ = 5V, $T_{\rm A}$ = 25°C.

^{3.} I_{OS} is tested with V_{OUT} = + 0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Flip-Flop 74S534


AC WAVEFORMS




Flip-Flop

74\$534

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Input Pulse Definition

Test Circuit For 3-State Outputs

SWITCH POSITION

Г	TEST	SWITCH 1	SWITCH 2
Г	t _{PZH}	Open	Closed
1	tpzi	Closed	Open
	t _{PHZ}	Closed	Closed
	t _{PLZ}	Closed	Closed

DEFINIT	IONS

- $R_L = Load$ resistor to V_{CC} ; see AC CHARACTERISTICS for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.
- D = Diodes are 1N916, 1N3064, or equivalent.
- $R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.
- $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

FAMIL V	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

5

Signetics

74LS540, 74LS541 Buffers/Drivers

Octal Buffer/Line Driver (3-State)

Product Specification

Logic Products

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS540	9ns	22mA
74LS541	10ns	23mA

ORDERING CODE

FUNCTION TABLE

INPUTS			OUTPUTS		
ŌE ₁	ŌĒ ₂	ı	Y	Ÿ	
L	L	L	L	н	
L	L	н	н	L	
Х	Н	Х	(Z)	(Z)	
Н	X	Х	(Z)	(Z)	

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N74LS540N, N74LS541N
Plastic SOL-20	N74LS540D, N74LS541D

NOT

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS		
All	Inputs	1LSul		
All	Outputs	30LSul		


NOTE:

A 74LS unit load (LSuI) is $20\mu A\ I_{IH}$ and $-0.4mA\ I_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Buffers/Drivers

74LS540, 74LS541

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

-					
	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			V
V _{IL}	LOW-level input voltage			+0.8	V
lıĸ	Input clamp current			-18	mA
Іон	HIGH-level output current			-15	mA
loL	LOW-level output current			24	mA
TA	Operating free-air temperature	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

DADAMETED			7.						
	PARAMETER	TES	ST CONDI	rions'	Min	Typ ²	Max	UNIT	
ΔV_{T}	Hysteresis (V _{T+} - V _{T-})	V _{CC} = MIN			0.2	0.4		V	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{IH} =	= MIN, V _{IL} =	= 0.5V, I _{OH} = MAX	2.0			V	
∙Он	That total output voltage	V _{CC} = MIN, V _{IH} =	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = -3mA		2.4	3.4		V	
VOL	LOW-level output voltage	V _{CC} = MIN, V _{IH} =	= MIN,	I _{OL} = MAX		0.35	0.5	٧	
*OL	2011 level output voltage	V _{IL} = MAX	$V_{IL} = MAX$ $I_{OL} = 12mA (74LS)$				0.4	٧	
V _{IK}	Input clamp voltage	$V_{CC} = MIN, I_1 = I$	$V_{CC} = MIN, I_I = I_{IK}$				-1.5	V	
lozh	Off-state output current, HIGH-level voltage applied		$V_{CC} = MAX, V_{IH} = MIN,$ $V_{IL} = MAX, V_{O} = 2.7V$				20	μΑ	
lozL	Off-state output current, LOW-level voltage applied		$V_{CC} = MAX, V_{IH} = MIN,$ $V_{IL} = MAX, V_{O} = 0.4V$				-20	μΑ	
l _l	Input current at maximum input voltage	V _{CC} = MAX, V ₁ =	7.0 V				0.1	mA	
l _{IH}	HIGH-level input current	V _{CC} = MAX, V _I =	2.7V				20	μΑ	
I _{IL}	LOW-level input current	V _{CC} = MAX, V _I =	0.4V				-0.2	mA	
los	Short-circuit output current ³	V _{CC} = MAX			-40		-130	mA	
			I _{CCH} Out	puts HIGH		16	25	mA	
Icc	Supply current (total)	V _{CC} = MAX	I _{CCL} Out	puts LOW		27	45	mA	
			Iccz Outputs OFF			31	52	mA	

NOTES:

December 4, 1985 5-574

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} I_{OS} is tested with V_{OUT} = + 0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


Buffers/Drivers

74LS540, 74LS541

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER			74L	S540	74L		
		TEST CONDITIONS		45pF, 667Ω	C _L =	UNIT	
		Min	Max	Min	Max]	
t _{PLH} t _{PHL}	Propagation delay	Waveforms 1 & 2		15 15		15 18	ns
t _{PZH}	Output enable time to HIGH level	Waveform 3		25		32	ns
t _{PZL}	Output enable time to LOW level	Waveform 4		38		38	ns
t _{PHZ}	Output disable time from HIGH level	Waveform 3, C _L = 5pF		18		18	ns
t _{PLZ}	Output disable time from LOW level	Waveform 4, C _L = 5pF		25		29	ns


AC WAVEFORMS




Buffers/Drivers

74LS540, 74LS541

TEST CIRCUITS AND WAVEFORMS





 $V_{\rm M}$ = 1.3V for 74LS; $V_{\rm M}$ = 1.5V for all other TTL families.

Input Pulse Definition

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
t _{PZL}	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

Def	INIT	IONS
-----	------	------

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.

 $t_{\mbox{\scriptsize TLH}},\,t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

PA44 11 W	INPUT PULSE REQUIREMENTS										
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}						
74	3.0V	1MHz	500ns	7ns	7ns						
74LS	3.0V	1MHz	500ns	15ns	6ns						
74S	3.0V	1MHz	500ns	2.5ns	2.5ns						

Signetics

74LS568A, 569A 3-State Bidirectional Counters

'568A BCD Decade Up/Down Synchronous Counter (3-State) '569A 4-Bit Binary Up/Down Synchronous Counter (3-State) Product Specification

Logic Products

FEATURES

- Speed improved over LS568/ LS569
- Synchronous counting and loading
- UP/DOWN counting
- BCD decade counter
 '568A
- Modulo 16 binary counter
 '569A
- Two Count Enable inputs for n-bit cascading
- Positive edge-triggered clock
- Asynchronous Master Reset
- 3-State Counter outputs
- Gated Carry output

DESCRIPTION

The '568A and '569A are synchronous presettable UP/DOWN counters featuring an internal carry look-ahead for applications in high speed counting designs.

Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coin-

TYPE	TYPICAL f _{Max}	TYPICAL SUPPLY CURRENT (TOTAL)
74LS568A	35MHz	28mA
74LS569A	35MHz	28mA

ORDERING CODE

PACKAGES Plactic DIP	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS568AN, N74LS569AN

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
All	Inputs	1LSul
Q ₀ – Q ₃	Outputs	30LSul
TC, GC	Outputs	10LSul


NOTE

A 74LS unit load (LSul) is 20 µA IIH and -0.4mA III.


cident with each other when so instructed by the Count-Enable inputs and internal gating. This mode of operation eliminates the output spikes which are nor-

mally associated with asynchronous (ripple clock) counters. A buffered Clock input triggers the flip-flops on the LOW-to-HIGH transition of the Clock.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




Signetics Logic Products Product Specification


3-State Bidirectional Counters

74LS568A, 569A


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



The counter is fully programmable; that is, the outputs may be preset to either level. Presetting is synchronous with the Clock, and take place regardless of the levels of the Count Enable inputs. A LOW level on the Parallel Enable (PE) input disables the counter and causes the data at the Dn inputs to be loaded into the counter on the next LOW-to-HIGH transition of the Clock. The Synchronous Reset (\$\overline{SR}\$), when LOW one set-up time before the LOW-to-HIGH transition of the Clock, overrides the \$\overline{CEP}\$, \$\overline{CEP}\$ Tand \$\overline{PE}\$ inputs, and causes the flip-flops to go LOW coincident with the positive Clock transition.

The Master Reset (\overline{MR}) is an asynchronous overriding clear function which forces all stages to a LOW state while the \overline{MR} input is LOW without regard to the Clock.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two Count Enable inputs ($\overline{\text{CET}}$ - $\overline{\text{CEP}}$) and a Terminal Count ($\overline{\text{TC}}$) output. Both Count Enable inputs must be LOW to count. The $\overline{\text{CET}}$ input is fed forward to enable the $\overline{\text{TC}}$ output. The $\overline{\text{TC}}$ output thus enabled will produce a LOW output pulse with a duration approximately equal to the HIGH level portion of the Q_0 output. This LOW level $\overline{\text{TC}}$ pulse is used to enable successive cascaded stages. See Figure A in '168/'169 data sheet for the fast synchronous multistage counting connections

The Gated Clock output (GC) is a Terminal Count output which provides a HIGH-LOW-

HIGH pulse for a duration equal to the LOW time of the Clock pulse when TC is LOW. The GC output can be used as a Clock input for the next stage in a simple ripple expansion scheme

The direction of counting is controlled by the UP/DOWN (U/ \overline{D}) input; a HIGH will cause the count to increase, a LOW will cause the count to decrease

The active LOW Output Enable (\overline{OE}) input controls the 3-State buffer outputs independent of the counter operation. When \overline{OE} is LOW, the count appears at the buffer outputs. When \overline{OE} is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.

74LS568A, 569A

MODE SELECT - FUNCTION TABLE

COUNTED OPERATING MODES		INPUTS					COUNTER STATES					
COUNTER OPERATING MODES	MR	СР	SR	U/D	PE	CEP	CET	Dn	Q ₀	Q ₁	Q ₂	Q_3
Asynchronous reset	L	X	X	X	X	Х	Х	Х	L	L	L	L
Synchronous reset	Н	1	١	Х	×	Х	Х	Х	L	L	L	L
Parallel load	H	†	h h	X X	1	X	X X	l h	L H	L H	L	L H
Count up	Н	1	h	h	h	ı	ī	Х	cour	it up		
Count down	Н	1	h	. 1	h	ī	1	Х	count down no change no change			
Hold (do nothing)	H	1	h h	X	h h	h X	X h	×			an a , ,	

COTATE BUSSED OPERATING MODES	*.	INPUTS	OUTPUTS	
3-STATE BUFFER OPERATING MODES	ŌĒ	Q _n -Counter	Q ₀ , Q ₁ , Q ₂ , Q ₃	
Read counter	L	L	L	
	L	H	H	
Disable outputs	H	L	(Z)	
	H	H	(Z)	

TERMINAL COUNT FUNCTION TABLE, '568A

	INPUTS			COUNTER STATES			OUTPUTS		
СР	U/D	CEP	CET	Q ₀	Q ₁	Q ₂	Q ₃	TC	GC
Н	L	L	L	L	L	L	L	L	Н
L	L	L	L	L	. L	L	. L	L	L
X	L	Н	L	L	L	L	L	L	н
X	L	×	Н	L	L	L	L	Н	Н
н	H	L	L	Н	×	×	н	L	н
L	Н	L	L	Н	×	×	н	L	L
X	Н	н	L	Н	×	×	H.	L	н
X	' н	×	н	н	×	×	Н	Н	н


TERMINAL COUNT FUNCTION TABLE, '569A

	INPUTS			COUNTER STATES			OUTPUTS		
СР	U/D	CEP	CET	Q ₀	Q ₁	Q ₂	Q ₃	TC	GC
Н	L	L	L	L	L	L	L	L	Н
L	L	L	L	L	L	L	L	L	L
. X	L	н	L	L	L	L.	L	L	' н
X	L	×	Н	L	L	L	L	н	Н
н	н	L	L	н	Н	н	н	L	н
L	Н	L	L	. н	н	н	н	L	L
X	Н	Н	L	н	н	н	н	L	. н
X	н	X	Н	н	H	н	н	н	н

- H = HIGH voltage level
- = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition
- = LOW voltage level
- I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition X = Don't care
- (Z) = HIGH impedance "off" state
- 1 = LOW-to-HIGH clock transition


74LS568A, 569A

LOGIC DIAGRAM, '568A



74LS568A, 569A

LOGIC DIAGRAM, '569A



74LS568A, 569A

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	242445		74LS			
	PARAMET	ER ,	Min	Nom	Max	UNIT
V _{CC}	Supply voltage		4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage		2.0			V
V _{IL}	LOW-level input voltage				+0.8	V
l _{IK}	Input clamp current				-18	mA
Іон	HIGH-level output current	Q ₀ - Q ₃			-2.6	mA
ЮН	That hever output current	TC,GC	-		-400	μΑ
lol	LOW-level output current	Q ₀ - Q ₃			24	mA
TOL LEGIT TOTAL CALIFOR		TC, GC			8	mA
TA	Operating free-air temperature		0		70	°C

74LS568A, 569A

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		TEST CONDITIONS ¹			74LS568, 569			
	PARAMETER				Min	Typ ²	Max	UNIT
VoH	HIGH lovel output voltage	V _{CC} = MIN, V _{IH} = MIN,	Q ₀ - Q ₃	I _{OH} = MAX	2.4			٧
VOH	OH HIGH-level output voltage	V _{IL} = MAX, I _{OH} = MAX	TC, GC	I _{OH} = MAX	2.4			٧
			$Q_0 - Q_3$	I _{OL} = MAX			0.5	٧
	LOW-level output voltage	$V_{CC} = MIN,$ $V_{IH} = MIN,$	Q0 - Q3	I _{OL} = 12mA (74LS)			0.5	٧
	LOW-level output voltage	V _{IL} = MAX	TC, GC	I _{OL} = MAX			0.5	٧
			ic, GC	I _{OL} = 4mA (74LS)			0.4	٧
VIK	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$					-1.5	٧
lozh	Off-state output current, HIGH-level voltage applied	V _{CC} = MAX, V _O = 2.7V					20	μΑ
lozL	Off-state output current, LOW-level voltage applied	$V_{CC} = MAX, V_O = 0$).4V				-20	μΑ
i,	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V					0.1	mA
Ін	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.7V$					20	μΑ
IIL	LOW-level input current	$V_{CC} = MAX, V_I = 0.4V$					-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		Q ₀ – Q ₃	-30		-100	mA
.03		TC, GC		TC, GC	-15		-100	mA
Icc	Supply current (total)	V _{CC} = MAX				28	43	mA

NOTES:

5

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} los is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

74LS568A, 569A

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER			7	4LS	
		TEST CONDITIONS	C _L = 45pF	UNIT	
			Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 1	35		MHz
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 1		15 20	ns
t _{PLH} t _{PHL}	Propagation delay Clock to TC	Waveform 2		20 25	ns
t _{PLH} t _{PHL}	Propagation delay CET to TC	Waveform 3		14 15	ns
t _{PLH} t _{PHL}	Propagation delay U/D control to TC	Waveform 4		20 25	ns
t _{PLH} t _{PHL}	Propagation delay Clock to GC	Waveform 2		15 17	ns
t _{PLH} t _{PHL}	CET or CEP to GC	Waveform 2		16 26	ns
t _{PHL}	Propagation delay MR to output	Waveform 5		20	ns
t _{PZH}	Output enable to HIGH level	Waveform 6		15	ns
t _{PZL}	Output enable to LOW level	Waveform 7		15	ns
t _{PHZ}	Output disable from HIGH level	Waveform 6, C _L = 5pF		20	ns
t _{PLZ}	Output disable from LOW level	Waveform 7, C _L = 5pF		22	ns

NOTES:

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V


			74	ILS	
	PARAMETER	TEST CONDITIONS	Min	Max	UNIT
tw	Clock pulse width	Waveform 1	20		ns
ts	Set-up time data to clock	Waveform 8	20		ns
t _h	Hold time data to clock	Waveform 8	0		ns
ts	Set-up time PE to clock	Waveform 8	25		ns
th	Hold time PE to clock	Waveform 8	0		ns
ts	Set-up time CEP & CET to clock	Waveform 9	20		ns
t _h	Hold time CEP & CET to clock	Waveform 9	0		ns
ts	Set-up time U/D to clock	Waveform 10	30		ns
th	Hold time U/D to clock	Waveform 10	0		ns
ts	Set-up time SR to clock	Waveform 11	30		ns
t _h	Hold time SR to clock	Waveform 11	0		ns
t _{rec}	Recovery time MR to clock	Waveform 5	20		ns

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C. 3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

74LS568A, 569A

AC WAVEFORMS





AC WAVEFORMS (Continued)



74LS568A, 569A

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Input Pulse Definition

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
t _{PZL}	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

DE	MIT	Γ I \cap	NIC

R_L = Load resistor to V_{CC}; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.

 $t_{\mbox{\scriptsize TLH}},\,t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

Signetics

Logic Products

FEATURES

- Octal bidirectional bus interface
- 3-State buffer outputs
 - LS620, inverting
 - LS623, non-inverting
- Hysteresis on all Data inputs
- PNP inputs for reduced loading

DESCRIPTION

The 'LS623 is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The outputs are capable of sinking 24mA and sourcing up to 15mA, providing very good capacitive drive characteristics. The LS620 is an inverting version of the 'LS623. Both have built-in hysteresis to minimize ac noise effects.

74LS620, LS623 Transceivers

'LS620 Inverting Octal Bus Transceiver (3-State)
'LS623 Non-Inverting Octal Bus Transceiver (3-State)
Product Specification

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS620	9ns	73.6mA
74LS623	9ns	73.6mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C	
Plastic DIP	N74LS620N, N74LS623N	

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
All	Inputs	1LSul
All	Outputs	30LSul


NOTE

A 74LS unit load (LSul) is 20 µA IIH and -0.4mA IIL.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



74LS620, LS623

FUNCTION TABLE

ENABLE	INPUTS	OPERATION		
ĞВА	GAB	'LS620	'LS623	
L	L	B data to A bus	B data to A bus	
н	Н	Ā data to B bus	A data to B bus	
Н	L	(Z)	(Z)	
L	Н	B data to A bus, A data to B bus	B data to A bus, A data to B bus	

H = HIGH voltage level

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs (\$\overline{G}BA\$ and \$GAB\$). The enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the 'LS620 and 'LS623 the capability to store data by simultaneous enabling of GBA and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +7.0	V
In	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

NOTE:

RECOMMENDED OPERATING CONDITIONS

	DADAMETED		74LS			
PARAMETER		Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	V	
V _{IH}	HIGH-level input voltage	2.0			V	
V _{IL}	LOW-level input voltage			+0.6	٧	
lik	Input clamp current			-18	mA	
Іон	HIGH-level output current			-15	mA	
loL	LOW-level output current			24	mA	
T _A	Operating free-air temperature	0		70	°C	

L = LOW voltage level

⁽Z) = HIGH impedance (off) state.

VIN limited to 5.5V on A and B inputs only.

74LS620, LS623

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

				1	74	LS620, 74LS	623	
	PARAMETER	1	TEST CONDITIONS			Typ ²	Max	UNIT
ΔV_T	Hysteresis (V _{T+} - V _{T-})	V _{CC} = MIN, A	or B in	put	0.2			V
.,		V _{CC} = MIN,		I _{OH} = MAX	2.0			V
V _{ОН}	HIGH-level output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$		I _{OH} = -3mA	2.4	3.4		V
,,	1000	V _{CC} = MIN,		I _{OL} = 12mA		0.25	0.4	V
VOL	LOW-level output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$		I _{OL} = 24mA (74LS)		0.35	0.5	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I	$V_{CC} = MIN, I_I = I_{IK}$				-1.5	V
lоzн	Off-state output current, HIGH-level voltage applied	V _{CC} = MAX,	$V_{CC} = MAX$, \overline{G} input = 2.0V, $V_O = 2.7V$				20	μΑ
lozL	Off-state output current, LOW-level voltage applied	V _{CC} = MAX,	V _{CC} = MAX, G input = 2.0V, V _O = 0.4V				-400	μΑ
	Input current at maximum	V 144V	V _I = 5.	5V A or B input			0.1	mA
۱۱	input voltage	V _{CC} = MAX	V _I = 7.	0V, GBA or GAB input			0.1	mA
Ιн	HIGH-level input current	V _{CC} = MAX,	V ₁ = 2.7V				20	μΑ
IIL	LOW-level input current	V _{CC} = MAX,	$V_{CC} = MAX, V_I = 0.4V$				-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-40		-130	mA	
			Іссн	Outputs HIGH		63	70	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX	ICCL	Outputs LOW		74	90	mA
			Iccz	Outputs OFF		84	95	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Measure ICC with outputs open.

Transceivers 74LS620, LS623


AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			74LS620 C _L = 45pF, R _L = 667Ω		74L	S623		
	PARAMETER	TEST CONDITIONS			$C_L = 45pF$, $R_L = 667\Omega$		UNIT	
			Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation delay A input to B output	Waveform 1, '620 Waveform 2, '623		10 15		15 15	ns	
t _{PLH} t _{PHL}	Propagation delay B input to A output	Waveform 1, '620 Waveform 2, '623		10 15		15 15	ns	
t _{PZH}	Enable to HIGH GBA input to A output	Waveform 3		40		40	ns	
t _{PZH}	Enable to HIGH GAB input to B output	Waveform 3		40		40	ns	
t _{PZL}	Enable to LOW GBA input to A output	Waveform 4		40		40	ns	
t _{PZL}	Enable to LOW GAB input to B output	Waveform 4		40		40	ns	
t _{PHZ}	Disable from HIGH GAB input to A output	Waveform 3, C _L = 5pF		25		25	ns	
t _{PHZ}	Disable from HIGH GAB input to B output	Waveform 3, C _L = 5pF		25	-	25	ns	
t _{PLZ}	Disable from LOW GBA input to A output	Waveform 4, C _L = 5pF		25		25	ns	
t _{PLZ}	Disable from LOW GAB input to B output	Waveform 4, C _L = 5pF		25		25	ns	

NOTE:


Test limits in screened columns are preliminary.


AC WAVEFORMS



74LS620, LS623

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Input Pulse Definition

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
tpzH	Open	Closed
tpZL	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

DEF	18.11	TIC	ALC.

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.

 $t_{\text{TLH.}} \ t_{\text{THL}}$ Values should be less than or equal to the table entries.

F 4 5 4 11 1	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

74LS621, LS622 **Transceivers**

'LS621 Non-Inverting Octal Bus Transceiver (Open Collector) 'LS622 Inverting Octal Bus Transceiver (Open Collector) **Product Specification**

Logic Products

FEATURES


- Octal bidirectional bus interface
- Open-collector output
- LS621, non-inverting
 - LS622, inverting
- Hysteresis on all Data inputs
- PNP inputs for reduced loading

DESCRIPTION

The 'LS621 is an octal transceiver featuring non-inverting open-collector bus compatible outputs in both send and receive directions. The outputs are capable of sinking 24mA and sourcing up to 15mA, providing very good capacitive drive characteristics. The 'LS622 is an inverting version of the 'LS621, Both have built-in hysteresis to minimize ac noise effects.

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation allows for maximum flexibility in timing.

PIN CONFIGURATION



TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS621	19.0ns	54.5ns
74LS622	19.0ns	54.5ns

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C	
Plastic DIP	N74LS621N, N74LS622N	

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74LS
All	Inputs	1LSul
All	Outputs	30LSul

NOTE:


A 74LS unit load (LSuI) is $20\mu A I_{IH}$ and $-0.4mA I_{IL}$

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs (GBA and GAB).

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Product Specification

Transceivers

74LS621, LS622

FUNCTION TABLE

ENABLE	INPUTS	OPERATION		
ĞВА	GAB	'LS621	'LS622	
L	L	B data to A bus	B data to A bus	
н	Н	A data to B bus	A data to B bus	
н	L	(Z)	(Z)	
L	н	B data to A bus, A data to B bus	B̄ data to A bus, Ā data to B bus	

The enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the 'LS621 and 'LS622 the capability to store data by simultaneous enabling of $\overline{G}BA$ and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at their last states.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS	UNIT
V _{CC}	Supply voltage	7.0	٧
V _{IN}	Input voltage	-0.5 to +7.0	٧
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
T _A	Operating free-air temperature range	0 to 70	° С

RECOMMENDED OPERATING CONDITIONS

			74LS				
	PARAMETER	Min	Nom	Max	UNIT		
V _{CC}	Supply voltage	4.75	5.0	5.25	V		
V _{IH}	HIGH-level input voltage	2.0			V		
V _{IL}	LOW-level input voltage			+0.6	٧		
I _{IK}	Input clamp current			-18	mA		
V _{OH}	HIGH-level output voltage			5.5	V		
loL	LOW-level output current			24	mA		
TA	Operating free-air temperature	0		70	°C		

H = HIGH voltage level

L = LOW voltage level

⁽Z) = HIGH impedance (off) state

5

Transceivers 74LS621, LS622

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER					74L			
		TES	TEST CONDITIONS ¹			Typ ²	Max	UNIT
ΔV_{T}	Hysteresis (V _{T+} - V _{T-})	V _{CC} = MIN, A or	B input		0.2	0.4		٧
Іон	HIGH-level output current	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$, $V_{OH} = 5.5V$					100	μΑ
V _{OL} LOW-lev	LOW-level output voltage	V _{CC} = MIN, V _{IH} =	MIN,	I _{OL} = 12mA		0.25	0.4	٧
	Love lover output voltage	V _{IL} = MAX		I _{OL} = 24mA (74LS)		0.35	0.5	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{II}	<				-1.5	٧
l _l	Input current at maximum input voltage	V _{CC} = MAX, V _I =	7.0V				0.1	mA
l _{IH}	HIGH-level input current	V _{CC} = MAX, V _I =	2.7V				20	μΑ
IIL	LOW-level input current	$V_{CC} = MAX, V_l = 0.4V$					-0.4	mA
lcc	Supply current ³ (total)	V _{CC} = MAX	I _{CCH} O	utputs HIGH		42	70	mA
.00	capp., cac.n (total)	1.00 1111.00	I _{CCL} O	utputs LOW		67	90	mA

NOTES:


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Measure I_{CC} with outputs open.

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V


PARAMETER			74L	S621	74LS622 C _L = 45pF, R _L = 667Ω			
		TEST CONDITIONS		45pF, 667 Ω			UNIT	
			Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation delay A input to B output	Waveform 2, '621 Waveform 1, '622		25 25		25 25	ns	
t _{PLH} t _{PHL}	Propagation delay B input to A output	Waveform 2, '621 Waveform 1, '622		25 25		25 25	ns	
t _{PLH}	Propagation delay GBA input to A output GAB input to B output	Waveform 1 Waveform 2		40 40		40 40	ns	
t _{PHL}	Propagation delay GBA input to A output GAB input to B output	Waveform 2 Waveform 1		50 50		60 60	ns	

74LS621, LS622

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

 t_{TLH} , t_{THL} Values should be less than or equal to the table entries.

F44411 V	INPUT PULSE REQUIREMENTS									
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}					
74	3.0V	1MHz	500ns	7ns	7ns					
74LS	3.0V	1MHz	500ns 15n		6ns					
74S	3.0V	1MHz	500ns	2.5ns	2.5ns					

74LS640, **74LS640-1** Transceiver

Inverting Octal Bus Transceiver (3-State)

Product Specification

Logic Products

FEATURES

- Octal bidirectional bus interface
- Inverting 3-State buffer outputs
- · PNP inputs for reduced loading
- Hysteresis on all Data inputs
- 48mA sink capability ('LS640-1)

DESCRIPTION

The 'LS640 is an octal transceiver featuring inverting 3-State bus compatible outputs in both send and receive directions. The outputs are all capable of sinking 24mA and sourcing up to 15mA, producing very good capacitive drive characteristics. In addition, the 74LS640-1 features a 48mA sink current capability. The device features a Chip Enable ($\overline{\text{CE}}$) input for easy cascading and a Send/Receive (S/ $\overline{\text{R}}$) input for direction control. All Data inputs have hysteresis built in to minimize ac noise effects.

TYPE TYPICAL PROPAGATION DELAY		TYPICAL SUPPLY CURRENT (TOTAL)
74LS640 & -1	7ns	58mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to $+70$ °C
Plastic DIP	N74LS640N
	N74LS640-1N
Plastic SOL-20	N74LS640D

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS & -1
All	Inputs	1LSul
All	Outputs	30LSul


NOTE:

A 74LS unit load (LSuI) is $20\mu A\ I_{IH}$ and $-0.4mA\ I_{IL}$.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



74LS640, 74LS640-1

FUNCTION TABLE

INP	UTS	INPUTS/OUTPUTS				
CE S/R		An	Bn			
L L H	L H X	$A = \overline{B}$ Inputs (Z)	Inputs B = A (Z)			

H = HIGH voltage level

L = LOW voltage level

X = Don't care

(Z) = HIGH impedance "off" state

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS & -1	UNIT	
V _{CC}	Supply voltage	7.0	V	
V _{IN}	Input voltage	-0.5 to +7.0	V	
In	Input current	-30 to +1	mA	
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧	
T _A	Operating free-air temperature range	0 to 70	°C	

NOTE

VIN limited to 5.5V on A and B inputs only.

RECOMMENDED OPERATING CONDITIONS

	242445752					
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage		4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage		2.0			V
V _{IL}	LOW-level input voltage				+0.6	V
l _{IK}	Input clamp current				-18	mA
Іон	HIGH-level output current				-15	mA
lol	LOW-level output current				24	mA
-01		74LS-1 only			48	mA
T _A	Operating free-air temperature	***************************************	0		70	°C

74LS640, 74LS640-1

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER				74LS640			74LS640-1				
	PARAMETER	TEST CONDITIONS ¹			Min	Typ ²	Max	Min	Typ ²	Max	UNIT
ΔV_T	Hysteresis (V _{T+} - T _{T-})	V _{CC} = MIN,	V _{CC} = MIN, A or B input			0.4		0.2	0.4		٧
	LHOLLI - La	V _{CC} = MIN,	I _{OH} =	= MAX	2.0			2.0			٧
V _{OH}	HIGH-level output voltage	$V_{IH} = MIN,$ $V_{IL} = MAX$	I _{OH} =	= -3mA	2.4	3.4		2.4	3.4		٧
		V _{CC} = MIN,	I _{OL} =	= 12mA		0.25	0.4		0.25	0.4	٧
VOL	LOW-level output voltage	VIH = MIN,	I _{OL} =	= 24mA (74LS)		0.35	0.5		0.35	0.5	٧
	V _{IL} = MAX		IOL =	= 48mA (74LS-1)					0.4	0.5	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}					-1.5		1.	-1.5	٧
lozh	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX$, \overline{CE} input = 2.0V, $V_O = 2.7V$					20			20	μΑ
lozL	Off-state output current, LOW-level voltage applied	V _{CC} = MAX,	CE input =	2.0V, V _O = 0.4V			-400			-400	μΑ
l ₁	Input current at maximum	V _{CC} = MAX	V _I = 5.5V	A or B input			0.1			0.1	mA
1	input voltage	100 1111	V _I = 7.0V	S/R or CE input			0.1			0.1	mA
Іін	HIGH-level input current	V _{CC} = MAX,	$V_1 = 2.7V$				20			20	μΑ
I _{IL}	LOW-level input current	V _{CC} = MAX,	$V_{CC} = MAX, V_1 = 0.4V$				-0.4			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-40		-130	-40		-130	mA	
			I _{CCH} Outpu	ts HIGH		48	70		48	70	mA
Icc	Supply current ⁴ (total)	V _{CC} = MAX	I _{CCL} Output	ts LOW		62	90		62	90	mA
			I _{CCZ} Outpu	ts OFF		64	95		64	95	mA

NOTES:

5-599

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.


^{3.} Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Measure I_{CC} with outputs open.

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0V$


			74L	5 & -1	
	PARAMETER	TEST CONDITIONS	C _L = 45pF	, R _L = 667 Ω	UNIT
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay A input to B output	Waveform 1		10 15	ns
t _{PLH} t _{PHL}	Propagation delay B input to A output	Waveform 1		10 15	ns
t _{PZH}	Enable to HIGH CE, S/R inputs to A output	Waveform 2		40	ns
t _{PZH}	Enable to HIGH CE, S/R inputs to B output	Waveform 2		40	ns
t _{PZL}	Enable to LOW CE, S/R inputs to A output	Waveform 3		40	ns
t _{PZL}	Enable to LOW CE, S/R inputs to B output	Waveform 3		40	ns
t _{PHZ}	Disable from HIGH $\overline{\text{CE}}$, S/\overline{R} inputs to A output	Waveform 2, C _L = 5pF		25	ns
t _{PHZ}	Disable from HIGH CE, S/R inputs to B output	Waveform 2, $C_L = 5pF$		25	ns
t _{PLZ}	Disable from LOW CE, S/R inputs to A output	Waveform 3, C _L = 5pF		25	ns
t _{PLZ}	Disable from LOW CE, S/R inputs to B output	Waveform 3, C _L = 5pF		25	ns


AC WAVEFORMS



74LS640, 74LS640-1

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Input Pulse Definition

Test Circuit For 3-State Outputs

rest enture for a diate outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
t _{PZL}	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

DFF	INITIO	วพร

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.

 $t_{\mathsf{TLH}},\,t_{\mathsf{THL}}$ Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS						
	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		

74LS641, LS642, 74LS641-1, LS642-1 Transceivers

Octal Bus Transceiver (Open Collector)

Product Specification

Logic Products

FEATURES

- Octal bidirectional bus interface
- Open Collector Outputs
 - 'LS641, non-inverting
 - 'LS642, inverting
- PNP inputs for reduced loading
- Hysteresis on all Data inputs
- 48mA sink capability ('LS641-1, LS642-1)

FUNCTION TABLE, 'LS641

INP	JTS	INPUTS/	OUTPUTS
CE	S/R	An	B _n
L	L	A - B	Inputs
L	Н	Inputs	B = A
Н	X	(Z)	(Z)

FUNCTION TABLE, 'LS642

INP	UTS	INPUTS/	OUTPUTS
CE	S/R	An	B _n
L	L	$A = \overline{B}$	Inputs
L	H	Inputs	$B = \overline{A}$
Н	X	(Z)	(Z)

H = HIGH voltage level

L = LOW voltage level

X = Don't care

(Z)= HIGH impedance "off" state

ORDERING CODE

TYPE	TYPICAL PROPAGATION DELAY (A to B)	TYPICAL SUPPLY CURRENT (TOTAL)
74LS641 & -1	17ns	58mA
74LS642 & -1	17ns	58mA

PACKAGES	COMMERCIAL RANGE V_{CC} = 5V ±5%; T_A = 0°C to +70°C
	N74LS641N
Directic DID	N74LS641-1N
Plastic DIP	N74LS642N
	N74LS642-1N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS & -1			
All	Inputs	1LSul			
All	Outputs	30LSul			


NOTE:

A 74LS unit load (LSuI) is $20\mu A I_{IH}$ and $-0.4mA I_{IL}$


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



74LS641, LS642, 74LS641-1, LS642-1

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS & -1	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
in	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	242445			74LS & -1		
	PARAMETER		Min	Nom	Max	UNIT
V _{CC}	Supply voltage		4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage		2.0			V
V _{IL}	LOW-level input voltage				+0.6	V
lik	Input clamp current				-18	mA
V _{OH}	HIGH-level output voltage				5.5	V
1	LOWI				24	mA
loL	LOW-level output current	74LS-1 only			48	mA
TA	Operating free-air temperature		0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

DADAMETED			1			74LS641		74LS641-1			
	PARAMETER	TES	TEST CONDITIONS1		Min	Typ ²	Max	Min	Typ ²	Max	UNIT
ΔV_{T}	Hysteresis (V _{T+} - T _{T-})	V _{CC} = MIN, A	V _{CC} = MIN, A or B input			0.4		0.2	0.4		٧
Юн	HIGH-level output current	$V_{CC} = MIN, V$ $V_{OH} = 5.5V$	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$, $V_{OH} = 5.5V$				100			100	μΑ
		Voc = MIN	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX I _{OL} = 24mA (74LS) I _{OL} = 48mA (74LS-1)			0.25	0.4		0.25	0.4	٧
VOL	LOW-level output voltage	V _{IH} = MIN,				0.35	0.5		0.35	0.5	٧
		V _{IL} = MAX							0.4	0.5	٧
VIK	input clamp voltage	V _{CC} = MIN, I	$V_{CC} = MIN, I_i = I_{IK}$				-1.5			-1.5	٧
	Input current at maximum	V - MAY	V ₁ = 5.5V	A or B input			0.1			0.1	mA
14	input voltage	V _{CC} = MAX	V ₁ = 7.0V	S/R or CE input			0.1			0.1	mA
Iн	HIGH-level input current	V _{CC} = MAX,	$V_1 = 2.7V$				20			20	μΑ
I _{IL}	LOW-level input current	V _{CC} = MAX,	V _I = 0.4V				-0.4			-0.4	mA
		I _{CCH} Outputs HIGH			48	70		48	70	mA	
Icc	Supply current ³ (total)	V _{CC} = MAX	I _{CCL} Out	puts LOW		62	90		62	90	mA
			I _{CCZ} Out	puts OFF		64	95		64	95	mA

NOTES

5-603

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at V_{CC} = 5V, T_A = 25°C.


^{3.} Measure I_{CC} with outputs open.

74LS641, LS642, 74LS641-1, LS642-1


AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER		TT0T 001171710110	C _L = 45pF,	$R_L = 667\Omega$	
		PARAMETER TEST CONDITIONS		Max	UNIT
t _{PLH} t _{PHL}	Propagation delay A input to B output	Waveform 1	-	25	ns
t _{PLH} t _{PHL}	Propagation delay B input to A output	Waveform 1		25	ns
t _{PLH}	Propagation delay CE, S/R inputs to A output CE input to B output S/R input to B output	Waveform 1 Waveform 1 Waveform 2		40 40 40	ns
t _{PHL}	Propagation delay CE, S/R inputs to A output CE input to B output S/R input to B output	Waveform 2 Waveform 2 Waveform 1		50 50 50	ns

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



Test Circuit For 74 Open Collector Outputs

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

 $t_{\text{TLH}},\ t_{\text{THL}}$ Values should be less than or equal to the table entries

FAMILY	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}			
74	3.0V	1MHz	500ns	7ns	7ns			
74LS	3.0V	1MHz	500ns	15ns	6ns			
74S	3.0V	1MHz	500ns	2.5ns	2.5ns			

Input Pulse Definition

74LS645, **74LS645-1** Transceiver

Octal Bus Transceiver (3-State)

Product Specification

Logic Products

FEATURES

- Octal bidirectional bus interface
- 3-State buffer outputs
- PNP inputs for reduced loading
- Hysteresis on all Data inputs
- 48mA sink capability ('LS645-1)

DESCRIPTION

The 'LS645 is an octal transceiver featuring non-inverting 3-State bus compatible outputs in both send and receive directions. The outputs are all capable of sinking 24mA and sourcing up to 15mA, producing very good capacitive drive characteristics. In addition, the 74LS645-1 features a 48mA sink current capability. The device features a Chip Enable (CE) input for easy cascading and a Send/Receive (S/R) input for direction control. All Data inputs have hysteresis built in to minimize ac noise effects.

ТҮРЕ	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS645 & -1	10ns	58mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGES $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$		
Plastic DIP	N74LS645N N74LS645-1N		
Plastic SOL-20	N74LS645D N74LS645-1D		

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS & -1		
All	Inputs	1LSul		
All	Outputs	30LSul		


NOTE:

A 74LS unit load (LSul) is 20 µA IIH and -0.4mA IIL.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



December 4, 1985 5-605 853-0427 81495

74LS645, 74LS645-1

FUNCTION TABLE

INPUTS		INPUTS/0	OUTPUTS
CE	S/R	A _n	B _n
L	L	A = B	Inputs
L	Н	Inputs	B = A
Н	×	(Z)	(Z)

H = HIGH voltage level

L = LOW voltage level

X = Don't care

(Z)= HIGH impedance "off" state

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS & -1	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

NOTE:

VIN limited to 5.5V on A and B inputs only.

RECOMMENDED OPERATING CONDITIONS

	PARAMETER			11607		
	PARAMETER		Min	Nom	Max	UNIT
V _{CC}	Supply voltage		4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage		2.0			V
VIL	LOW-level input voltage				+0.6	٧
lık	Input clamp current				-18	mA
Гон	HIGH-level output current				-15	mA
	LOW!				24	mA
lOL	LOW-level output current	74LS-1 only			48	mA
T _A	Operating free-air temperature		0		70	°C

74LS645, 74LS645-1

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED TEST COMPLETIONS		74LS645		74LS645-1					
	PARAMETER	TES	ST CONDITIONS ¹	Min	Typ ²	Max	Min	Typ ²	Max	UNIT
ΔV_T	Hysteresis (V _{T+} - T _{T-})	V _{CC} = MIN, A	or B input	0.2	0.4		0.2	0.4		٧
V	HIGH-level output voltage	V _{CC} = MIN,	I _{OH} = MAX	2.0			2.0			٧
VOH	nigh-level output voltage	V _{IH} = MIN, V _{IL} = MAX	I _{OH} = -3mA	2.4	3.4		2.4	3.4		٧
		V _{CC} = MIN,	I _{OL} = 12mA		0.25	0.4		0.25	0.4	٧
VOL	LOW-level output voltage	V _{IH} = MIN,	I _{OL} = 24mA (74LS)		0.35	0.5		0.35	0.5	٧
		V _{IL} = MAX	i _{OL} = 48mA (74LS-1)					0.4	0.5	٧
V_{IK}	Input clamp voltage	V _{CC} = MIN, I	= I _{IK}			-1.5			-1.5	٧
lozh	Off-state output current, HIGH-level voltage applied	V _{CC} = MAX,	$\overline{\text{CE}}$ input = 2.0V, V_{O} = 2.7V			20			20	μΑ
lozL	Off-state output current, LOW-level voltage applied	V _{CC} = MAX,	CE input = 2.0V, V _O = 0.4V			-400			-400	μΑ
1.	Input current at maximum	V - MAY	V _I = 5.5V A or B input			0.1			0.1	mA
l _l	input voltage	VCC = MAX	$V_1 = 5.5V$ A or B input $V_1 = 7.0V$ S/ \overline{R} or \overline{CE} input			0.1			0.1	mA
l _{IH}	HIGH-level input current	V _{CC} = MAX,	V _I = 2.7V			20			20	μΑ
կլ	LOW-level input current	V _{CC} = MAX,	V _I = 0.4V			-0.4			-0.4	mA
los	Short-circuit output current ³	V _{CC} = MAX		-40		-130	-40		-130	mA
			I _{CCH} Outputs HIGH		48	70		48	70	mA ·
Icc	Supply current4 (tota!)	V _{CC} = MAX	I _{CCL} Outputs LOW		62	90		62	90	mA
			I _{CCZ} Outputs OFF		64	95		64	95	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.


^{3.} Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

^{4.} Measure I_{CC} with outputs open.

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V


	PARAMETER		74LS	74LS & -1		
		TEST CONDITIONS	C _L = 45pF	UNIT		
	보고 함께 가는 것으로 보고 있다.		Min	Max		
t _{PLH} t _{PHL}	Propagation delay A input to B output	Waveform 1		15 15	ns	
t _{PLH} t _{PHL}	Propagation delay B input to A output	Waveform 1		15 15	ns	
t _{PZH}	Enable to HIGH CE, S/R inputs to A output	Waveform 2		40	ns	
t _{PZH}	Enable to HIGH CE, S/R inputs to B output	Waveform 2		40	ns	
t _{PZL}	Enable to LOW CE, S/R inputs to A output	Waveform 3		40	ns	
t _{PZL}	Enable to LOW CE, S/R inputs to B output	Waveform 3		40	ns	
t _{PHZ}	Disable from HIGH CE, S/R inputs to A output	Waveform 2, C _L = 5pF		25	ns	
t _{PHZ}	Disable from HIGH CE, S/R inputs to B output	Waveform 2, C _L = 5pF		25	ns	
t _{PLZ}	Disable from LOW CE, S/R inputs to A output	Waveform 3, C _L = 5pF		25	ns	
t _{PLZ}	Disable from LOW CE, S/R inputs to B output	Waveform 3, C _L = 5pF		25	ns	


AC WAVEFORMS



74LS645, 74LS645-1

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Input Pulse Definition

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
tpZL	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

DEF	INIT	IONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for

C_L = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X=1k\Omega$ for 74, 74S, $R_X=5k\Omega$ for 74LS.

 $t_{\mathsf{TLH}},\ t_{\mathsf{THL}}$ Values should be less than or equal to the table entries.

INPUT PULSE REQUIREMENTS **FAMILY Amplitude** Rep. Rate Pulse Width t_{TLH} THL 74 3.0V 1MHz 500ns 7ns 7ns **74LS** 3.0V 1MHz 500ns 15ns 6ns 74S 3.0V 1MHz 500ns 2.5ns 2.5ns

74LS670 Register File

4 x 4 Register File (3-State)

Product Specification

Logic Products

FEATURES

- Simultaneous and independent Read and Write operations
- Expandable to almost any word size and bit length
- 3-State outputs
- See '170 for open collector version

DESCRIPTION

The '670 is a 16-bit 3-State Register File organized as 4 words of 4 bits each. Separate Read and Write Address and Enable inputs are available, permitting simultaneous writing into one word location and reading from another location. The 4-bit word to be stored is presented to four Data inputs. The Write Address inputs (WA and WB) determine the location of the stored word. When the Write Enable (WE) input is LOW, the data is entered into the addressed location. The addressed location remains transparent to the data while the WE is LOW. Data supplied at the inputs will be read out in true (non-inverting) form from the 3-State outputs. Data and Write Address inputs are inhibited when WE is HIGH.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)		
74LS670	25ns	30mA		

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS670N
Plastic SOL-16	N74LS670D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
D ₀ - D ₃ , W _A , W _B , R _A , R _B	Inputs	1LSul
WE	Input	2LSul
RE	Input	3LSul
Q ₀ - Q ₃	Outputs	10LSul


NOTE:

A 74LS unit load (LSuI) is $20\mu A$ I_{IH} and -0.4mA I_{IL}.


Direct acquisition of data stored in any of the four registers is made possible by individual Read Address inputs (R_A and R_B). The addressed word appears at the four outputs when the Read Enable (\overline{RE})

is LOW. Data outputs are in the HIGH impedance "off" state when the Read Enable input is HIGH. This permits outputs to be tied together to increase the word capacity to very large numbers.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



74LS670


Register File

Up to 128 devices can be stacked to increase the word size to 512 locations by tying the 3-State outputs together. Since the limiting factor for expansion is the output HIGH current, further stacking is possible by tying pull-

up resistors to the outputs to increase the I_{OH} current available. Design of the Read Enable signals for the stacked devices must ensure that there is no overlap in the LOW levels which would cause more than one output to

be active at the same time. Parallel expansion to generate n-bit words is accomplished by driving the Enable and Address inputs of each device in parallel.

LOGIC DIAGRAM



Register File 74LS670

WRITE MODE SELECT TABLE

OPERATING	INP	UTS	INTERNAL
MODE	WE	Dn	LATCHES ^(a)
Write data	L L	L H	· L H
Data latched	Н	×	no change

NOTE:

READ MODE SELECT TABLE

OPERATING		INPUTS	
OPERATING MODE	RE	Internal Latches ^(b)	OUTPUT Q _n
Read	ا ا	L H	L H
Disabled	Н	x	(Z)

NOTE

- The selection of the "internal latches" by Read Address (R_A and R_B) are not constrained by WE or RE
 operation.
- H = HIGH voltage level
- L = LOW voltage level
- X = Don't care
- (Z) = HIGH impedance "off" state.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		74LS	UNIT
Vcc	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +7.0	٧
I _{IN}	Input current	-30 to +1	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		74LS			
			Min Nom Max			
V _{CC}	Supply voltage	4.75	5.0	5.25	٧	
V _{IH}	HIGH-level input voltage	2.0			٧	
VIL	LOW-level input voltage			+0.8	V	
l _{IK}	Input clamp current			-18	mA	
ГОН	HIGH-level output current			-2.6	mA	
loL	LOW-level output current			8	mA	
TA	Operating free-air temperature	0		70	°C	

a. The Write Address (W_A and W_B) to the "internal latches" must be stable while \overline{WE} is LOW for conventional operation.

Register File

74LS670

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST CONDITIONS			74LS670			
				Min	Typ ²	Max	UNIT	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, V _{II}	= MIN, V	IL = MAX, IOH = MAX	2.4	3.1		V
.,	LOW lovel autout value	V _{CC} = MIN, V _{II}	= MIN,	I _{OL} = MAX		0.35	0.5	٧
V _{OL}	LOW-level output voltage	V _{IL} = MAX				0.25	0.4	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I _l =	= l _{IK}				-1.5	٧
lozн	Off-state output current, HIGH-level voltage applied	V _{CC} = MAX, V _I	H = MIN, \	/ _O = 2.7V			20	μΑ
lozL	Off-state output current, LOW-level voltage applied	$V_{CC} = MAX$, $V_{IH} = MIN$, $V_O = 0.4V$				-20	μА	
	Input current at maximum	V _{CC} = MAX,	D ₀ – D ₃ inputs	, W _A , W _B , R _A , R _B	-		0.1	mA
ł,	input voltage	$V_1 = 7.0V$	WE inp	out			0.2	mA
			RE inp	ut			0.3	mA
		V _{CC} = MAX,	D ₀ - D ₃ inputs	, W _A , W _B , R _A , R _B			20	μΑ
lH.	HIGH-level input current	V _I = 2.7V	WE inp	out			40	μΑ
			RE inp	ut			60	μΑ
		V _{CC} = MAX,	D ₀ - D ₃ inputs	$_{B}$, W_{A} , W_{B} , R_{A} , R_{B}			-0.4	mA
IL.	LOW-level input current	$V_1 = 0.4V$	WE in	out			-0.8	mA
			RE inp	ut			-1.2	mA
los	Short-circuit output current ³	V _{CC} = MAX		-20		-100	mA	
lcc	Supply current ⁴ (total)	V _{CC} = MAX			30	50	mA	

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. Measure I_{CC} with 4.5V applied to all Data inputs and Read Enable and Write Enable inputs, ground Read Address and Write Address inputs and leave all outputs open. This is a worse-case condition.

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER		PARAMETER TEST CONDITIONS		74LS670		
				$C_L = 15 pF, R_L = 2 k\Omega$		
			Min	Max		
t _{PLH}	Propagation delay Read address to output	Waveform 2		40 45	ns	
t _{PLH}	Propagation delay Write enable to output	Waveform 1		45 50	ns	
t _{PLH} t _{PHL}	Propagation delay Data to output	Waveform 1		45 40	ns	
t _{PZH}	Enable time to HIGH level	Waveform 3		35	ns	
t _{PZL}	Enable time to LOW level	Waveform 3		40	ns	
t _{PHZ}	Disable time from HIGH level	Waveform 3, C _L = 5pF		50	ns	
t _{PLZ}	Disable time from LOW level	Waveform 3, C _L = 5pF		35	ns	

Product Specification

Signetics Logic Products


Register File 74LS670

AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V

DADAMETED		TECT COMPLETIONS	74LS670		
	PARAMETER	TEST CONDITIONS	Min	Max	UNIT
t _W	Read enable pulse width	Waveform 3	25		ns
t _W	Write enable pulse width	Waveform 2, RE = ≤ 0.8V	25		ns
ts	Set-up time, data to positive-going WE	Waveform 2	10		ns
th	Hold time, data to positive-going WE	Waveform 2	15		ns
ts	Set-up time, write address to negative-going WE(c)	Waveform 2	15		ns
th	Hold time, write address to positive-going WE(c)	Waveform 2	5.0		ns
t _{latch}	Latch time for new data ^(d)	Waveform 2	25		ns

NOTES:

AC WAVEFORMS




c. Write address set-up time will protect the data written into the previous address. If protection of data in the previous address is not required, t_S (write address to WE) can be ignored, as any address selection sustained for the final 30ns of the WE pulse and during t_R (write address to WE) will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into


d. Latch time is the time allowed for the internal output of the latch to assume the state of new data. This is important only when attempting to read from a location immediately after that location has received new data. This parameter is measured from the falling edge of WE to the rising or falling edge of R_A or R_B. RE must be LOW.


Register File 74LS670

AC WAVEFORMS (Continued)



TEST CIRCUITS AND WAVEFORMS





Test Circuit For 3-State Outputs

 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Input Pulse Definition

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
t _{PZL}	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

DEFINI	TIONS
--------	-------

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.

 $t_{\mbox{\scriptsize TLH}},\,t_{\mbox{\scriptsize THL}}$ Values should be less than or equal to the table entries.

F 4 1411 V	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}		
74	3.0V	1MHz	500ns	7ns	7ns		
74LS	3.0V	1MHz	500ns	15ns	6ns		
74S	3.0V	1MHz	500ns	2.5ns	2.5ns		



Section 6 8T Series Data Sheets

Logic Products

6



8T09 Quad Bus Driver

3-State Quad Bus Driver Product Specification

Logic Products

FEATURES

- High speed
- Quad bus driver
- 40mA Low-state drive
- 300pF load driving capability

DESCRIPTION

The 8T09 is a high speed quad bus driver device for applications requiring up to 25 loads interconnected on a single bus.

The tri-state outputs present high impedance to the bus when disabled (control input "1"), and active drive when enabled (control input "0"). This eliminates the resistor pullup requirement while providing performance superior to open collector schemes. Each output can sink 40mA and drive 300pF loading with guaranteed propagation delay less than 20 nanoseconds.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
N8T09	7ns	

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C	
Plastic DIP	N8T09N	

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	8T
Data	Input	1ul
Disable	Input	1ul
3, 6, 8, 11	Output	10ul


NOTE:

A unit load (ul) is 40 µA IIH and -1.6mA IIL


FUNCTION TABLE

DATA	DISABLE	OUTPUT
0	0	1
1 1	0	0
0	1	Hi-Z
1 1	1	Hi-Z


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Product Specification

Quad Bus Driver 8T09

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	8T	UNIT
V _{CC}	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +5.5	V
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

DADAMETER			8T			
	PARAMETER		Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4	1.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage		2.0			V
V _{IL}	LOW-level input voltage				0.8	V
lik	Input clamp current				-12	mA
loн	HIGH-level output current				-5.2	mA
loL	LOW-level output current				40	mA
TA	Operating free-air temperature		0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			87	8T09	
	PARAMETER	TEST CONDITIONS ¹	Min	Max	UNIT
V _{IH}	Input HIGH voltage	Guaranteed input HIGH threshold voltage	2.0		٧
VIL	Input LOW voltage	Guaranteed input LOW threshold voltage		0.8	٧
VIK	Input clamp diode voltage	V _{CC} = MIN, I _{IK} = -12mA		-1.5	V
VoH	HIGH-level output voltage	$V_{CC} = MIN$, $I_{OH} = -5.2mA$	2.4		٧
VOL	LOW-level output voltage	V _{CC} = MIN, I _{OL} = 40mA		0.4	٧
lıн	HIGH-level input current	$V_{CC} = MAX, V_1 = 4.5V$		40	μΑ
l _{IL}	LOW-level input current	$V_{CC} = MAX, V_I = 0.4V$		-2	mA
los	Short-circuit output current ²	V _{CC} = MAX	-40	-120	mA
Icc	Supply current (total)	V _{CC} = 5.25V		65	mA

NOTES

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER		TEST C	TEST CONDITIONS		MAX	UNIT
t _{PLH} t _{PHL}	Propagation delay Data to output	Figure 1	C _L = 30pF C _L = 300pF		10 20	ns
t _{PZH}	Enable to HIGH	Figure 3	$C_L = 30pF$ $C_L = 300pF$		14 22	ns
t _{PZL}	Enable to LOW	Figure 2	C _L = 30pF C _L = 300pF		14 22	ns
t _{PHZ}	Disable from LOW	Figure 3	$C_L = 30pF$ $C_L = 300pF$		14 22	ns
t _{PLZ}	Disable from LOW	Figure 2	$C_L = 30pF$ $C_L = 300pF$		14 22	ns


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} I_{OS} is tested with V_{OUT} = + 0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Quad Bus Driver

8T09

AC TEST CIRCUITS AND WAVEFORMS




Quad Bus Driver

8T09

The figure to right illustrates usage of the 8T09 in data processing logic. For example, FF_1 thru FF_n may represent bit X in each of several functions in a minicomputer (accumulators, MQ register, index registers, indirect address registers, etc.). Transfer from any source to any load, including transfers from one register to another, can take place along the single path labeled "BUS".

TYPICAL APPLICATIONS



8T10 Bus Flip-Flop

3-State Quad D-Type Bus Flip-Flop Product Specification

Logic Products

DESCRIPTION

The 8T10 is a high speed Quad D flipflop with tri-state outputs for use in busorganized systems. The high current sink capability permits up to 20 standard loads to be interconnected on a single bus. The outputs present a high impedance to the bus when disabled (Control Input "1") and active drive when enabled (Control Inputs "0").

All four D-type flip-flops operate from a common clock with data being transferred on the low-to-high transition of the pulse.

A master reset input resets all flip-flops upon application of a logic "1" level.

Data will be stored if either one or both inputs to the Input Disable NOR gate is a logic "1".

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
N8T10	24ns	

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N8T10N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	8T
D _n , CP	Input	1ul
E _n , MR, 0E _n	Input	1.2ul
Q _n	Output	10ul


NOTE:

A unit load (ul) is 40 µA IIH and -1.6mA IIL.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)




6

Bus Flip-Flop

8T10

LOGIC DIAGRAM



FUNCTION TABLE

D _n	E	0E	Q _{n + 1}	
0	0	0	0	
1	0	0	1	
X	1	0	O _n	
х	×	1	High Z	

NOTES:

Q_n refers to the output state before a clock pulse.
 Q_n + 1 refers to the output state after a clock pulse.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		8T	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER		8Т			
		Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			٧
V _{IL}	LOW-level input voltage			0.8	V
l _{IK}	Input clamp current			-12	mA
Іон	HIGH-level output current			-5.2	mA
loL	LOW-level output current			32	mA
TA	Operating free-air temperature	0		70	°C

Bus Flip-Flop 8T10

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			TEST CONDITIONS ¹		8T10	
	PARAMETER	TEST CONDIT			Max	UNIT
V _{IH}	Input HIGH voltage	Guaranteed input HIGH thres	hold voltage	2.0		V
V _{IL}	Input LOW voltage	Guaranteed input LOW thres	hold voltage		0.8	٧
V _{IK}	Input clamp diode voltage	V _{CC} = MIN, I _{IK} = -12mA			-1.5	٧
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, I _{OH} = -5.2mA	V _{CC} = MIN, I _{OH} = -5.2mA			٧
V _{OL}	LOW-level output voltage	V _{CC} = MIN, I _{OL} = 32mA	V _{CC} = MIN, I _{OL} = 32mA		0.4	٧
			Dn		40	μΑ
I _{IH}	HIGH-level input current	$V_{CC} = MAX, V_1 = 4.5V$	Ср		40	μΑ
			Others		50	μΑ
			Dn		-3.2	mA
l _{IL}	LOW-level input current	$V_{CC} = MAX$, $V_1 = 0.4V$	Ср		-3.2	mA
		Oti	Others		-2.0	mA
los	Short-circuit output current ²	V _{CC} = MAX		-40	-120	mA
lcc	Supply current (total)	V _{CC} = 5.25V			118	mA

NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

				8T		TINU
PARAMETER		TEST	TEST CONDITIONS		Max	
f _{MAX}	Maximum clock frequency	Figure 1		35		MHz
t _{PLH}	1 FIU		C _L = 30pF		25	
t _{PHL}			C _L = 300pF		35	ns
t _{PHL}	Propagation delay, MR to output	Figure 2	C _L = 30pF		22	
			C _L = 300pF		30	ns
t _{PZH}	Output enable to HIGH level					ns
t _{PZL}	Output enable to LOW level	Figure 4	C _L = 300pF		30	ns
t _{PHZ}	Output disable from HIGH level					ns
t _{PLZ}	Output disable from LOW level	Figure 4	C _L = 300pF		30	ns
					J	

OTE

for industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_f, t_f, pulse width or duty cycle.

\C SET-UP REQUIREMENTS $T_A = 25^{\circ}C$, $V_{CC} = 5.0V$

	DADAMETED	TECT CONDITIONS	8T10		
PARAMETER		TEST CONDITIONS	Min	Max	UNIT
t _W (CP)	Clock pulse width	Figure 1		12	ns
t _W (MR)	MR pulse width	Figure 2	15		ns
t _s	Set-up time, data to clock	Figure 1	5		ns
t _h	Hold time, data to clock	Figure 3		5	ns

Bus Flip-Flop

8T10

AC TEST CIRCUITS AND WAVEFORMS




Figure 1. Propagation Delay t_{PHL} t_{PLH} (Clock To Output)






Figure 2. Propagation Delay t_{PHL} (Master Reset To Output)




Bus Flip-Flop

8T10

AC TEST CIRCUITS AND WAVEFORMS (Continued)



TYPICAL APPLICATIONS



Signetics

8T13 Line Driver

Dual Line Driver
Product Specification

Logic Products

KEY DESIGN BENEFITS

- High-Power Drive Capability: Specified at -75mA source current rating at 2.4 volts.
- Party-Line Operation:
 Emitter-follower outputs enable two or more drivers to drive the same line. This permits multiple time-shared terminal connections since these drivers have no effect upon the transmission line unless activated.
- Input gating structure allows employment of the "OR" as well as the "AND" function.
- High Speed: Propagation Delay = 20ns (max).
- Input Clamp Diodes: Protects inputs from line ringing.
- Single 5 Volt power supply.
- Short Circuit Protection: Incorporates a latch-back short circuit protection feature which protects the device by limiting the current it may source under conditions of zero load resistance.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
8T13	32ns	

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ± 5%; T _A = 0°C to +70°C
Plastic DIP	N8T13N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	8T
All inputs	Input	1ul
7, 9	Output	46ul

NOTE:


A unit load (ul) is 40 µA IIH and -1.6mA IIL.

DESCRIPTION


The 8T13 is a monolithic Dual Line Driver designed to drive 50Ω or 75Ω coaxial transmission lines. TTL multiple emitter inputs allow this line driver to interface with stand- and TTL or DTL

systems. The outputs are designed to drive long lengths of coaxial cable, strip line, or twisted pair transmission lines with impedances of 50Ω to 500Ω .


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



6

Line Driver

8T13

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	8T	UNIT
V _{CC}	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +5.5	V
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		8T		
	PANAMETEN		Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			V
VIL	LOW-level input voltage			0.8	V
lik	Input clamp current			-12	mA
Іон	HIGH-level output current			75	mA
TA	Operating free-air temperature	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST CONDITIONS ¹	8T13				
PARAMETER		TEST CONDITIONS	Min	Max	UNIT		
V _{IH}	Input HIGH voltage	Guaranteed input HIGH threshold voltage	2.0		V		
V _{IL}	Input LOW voltage	Guaranteed input LOW threshold voltage		0.8	V		
Vik	Input clamp diode voltage	V _{CC} = MIN, I _{IK} = -12mA		-1.5	V		
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, I _{OH} = 75mA	2.4		V		
1.	LICH level innut ourset	V _{CC} = MAX, V _I = 4.5V					
liH.	HIGH-level input current	V _{CC} = 0V, V _I = 4.5V		40	μΑ		
I _{IL}	LOW-level input current	V _{CC} = MAX, V _{IN} = 0.4V		-1.6	mA		
los	Short-circuit output current ²	V _{CC} = MAX		-30	mA		
lcc	Supply current (total)	V _{CC} = 5.25V		60	mA		

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V


PARAMETER		TEST CONDITIONS	8T R _L =	UNIT	
			Min	Max	
t _{PLH} t _{PHL}	Propagation delay	Waveform 1		20 20	ns

^{2.} Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Signetics Logic Products

Line Driver 8T13

AC TEST CIRCUIT AND WAVEFORM



8T15 Line Driver

Dual Communications EIA/MIL Line Driver Product Specification

Logic Products

DESCRIPTION

The 8T15 Dual Communications Line Driver provides line driving capability for data transmission between Data Communication and Terminal Equipment. The device meets or exceeds the requirements of EIA Standard RS-232B and C, Mil STD-188B and CCITT V24.

This dual 4-input NAND driver will accept standard TTL logic level inputs and will drive interface lines with nominal data levels of = 6V and -6V. Output slew rate may be adjusted by attaching an external capacitor from the output terminal to ground. The outputs are protected against damage caused by accidental shorting to as high as ±25V.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
8T15	4ns	

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N8T15

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	8T
Ali	Inputs	1ul
All	Outputs	10ul


NOTE

Where a unit load (ul) is 40 µA i_{IH} and -1.6mA i_{IH}.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



6

Line Driver 8715

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	8T	UNIT
V _{CC}	Supply voltage, positive	+ 15	٧
V _{EE}	Supply voltage, negative	-15	٧
VIN	input voltage	-0.5 to +5.5	. V
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETED	8T			
	PARAMETER	Min	Nom	Max	UNIT
Vcc	Supply voltage, positive	11	12	13	V.
V _{EE}	Supply voltage, negative	-11	-12	-13	V
V _{IH}	HIGH-level input voltage	2.0			V
V _{IL}	LOW-level input voltage			0.8	V
lik	Input clamp current			12	mA
loн	HIGH-level output current			-4	mA
loL	LOW-level output current			4	mA
T _A	Operating free-air temperature	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED	TEST CONDITIONS	8T15			
	PARAMETER	TEST CONDITIONS	Min	Max	UNIT	
V _{IH}	Input HIGH voltage	Guaranteed input HIGH threshold voltage	2.0		. V	
VIL	Input LOW voltage	Guaranteed input LOW threshold voltage		0.8	V	
VIK	Input clamp diode voltage	V _{CC} = MIN, I _{IK} = -12mA		1.5	V	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, I _{OH} = -4mA	-5.0	-7.0	٧	
VOL	LOW-level output voltage	V _{CC} = MIN, I _{OL} = 4mA	-5.0	-7.0	V	
l _{IH}	HIGH-level input current	V _{CC} = MAX, V _I = 4.5V		40	μΑ	
I _{IL}	LOW-level input current	V _{CC} = MAX, V ₁ = 0.4V		-1.6	mA	
los	Short-circuit output current ²	V _{CC} = MAX	-25	+ 25	mA	
Icc	Supply current (total)	V _{CC} = 5.25V		16	mA	
IEE	Supply current (total)	V _{CC} = 5.25V		-28	mA	

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

8T15

Line Driver


AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

DADAMETED			8T15		
PARAMETER	то	Min	Тур	Max	UNIT
Output rise time ¹	Load A Load C	200		4	ns ns
Output fall time ¹	Load B Load D	200		4	ns ns
Current ² Positive supply Negative supply				16 28	mA mA


NOTES:


- 1. Rise and fall times are measured between the = 3V and -3V points on the output waveform.
- 2. $V_{CC} = 12.6V$, $V_{EE} = -12.6V$.

AC TEST CIRCUITS AND WAVEFORMS



TYPICAL APPLICATION





Line Driver

8T15

Table 1 provides a summary of the specific requirements of EIA Standard RS-232B and C, MIL STD-188B and CCITT V24 for Communications Line Drivers along with the electrical characteristics of the Signetics 8T15.

Table 1

	F14 D0 0000 0	MIL-STD-		SIGNETICS 8T15		
SPECIFICATION	EIA RS-232B, C	188B	CCITT V24	(Limit)	(Typical)	
Output voltage "1"	-5 V min. (R _L = 3000 Ω) -15 V max. (R _L = 7000 Ω)	-6 ± 1V	-5V min. (R _L = 3000 Ω) -15V max. (R _L = 7000 Ω)	-5V min. -7V max. at 4mA	-6V at 4mA	
Output voltage "0"	+5V min. (R _L = 3000 Ω) +15V max. (R _L = 7000 Ω)	+6±1V	+5V min. (R _L = 3000 Ω) +15V max. (R _L = 7000 Ω)	+5V min. 7V max. at -4mA	+6V at -4mA	
Source impedance (power on)	Not specified	100Ω max. for 1 < 10mA	Not specified		95Ω for $\pm (0.5 \text{ to} 4.0\text{mA})$	
Source impedance (power off)	300 min. at ±2V	N/A	300 min. at ±2V	300 min. at ±2V	2.5ΜΩ	
Max. short circuit current	±500mA max. to ±25V	100mA max. (to ground)	±500mA max. (to ±25V)	±25mA max. (to ±25V)	±5mA (to ±25V)	
Wave shape (rise and fall time)	±4% of pulse interval (max.)	±5% of pulse interval (min.)		4μs-3000pF 200ns-20pF	2μs-3000pF 25ns-20pF	
Bit rate	0-20kHz	4kHz normal	20kHz max.		3MHz	
Open circuit drive	±25V max.	±6V ±1V		±6V ±1V	±6V	
0: 1:1	1ms max. transition		1ms max. transition		2μs with C _L = 3000pF	
Signal characteristics	30V/μs max. dV/dt		30V/μs max. dV/dt		20V/μs with C _L = 500pF	

Signetics

8T16 Line Receiver

Dual Communications EIA/MIL Line Receiver with Hysteresis *Product Specification*

Logic Products

DESCRIPTION

The 8T16 Dual Communications line Receiver provides receiving capability for data lines between Data Communication and Terminal Equipment. The device meets or exceeds the requirements of EIA Standard RS-232B and C, MIL-STD-188B and CCITT V24 and operates from a single 5 volt power supply.

The receivers accept single (EIA) or double ended (MIL) inputs and are provided with an output strobing control. Both EIA and MIL input standards are accommodated.

When using the EIA input terminal (with the Hysteresis terminal open), input voltage threshold levels are typically +2V and -2V with a guaranteed minimum Hysteresis of 2.4V. By grounding the "Hysteresis" terminal, the EIA input voltage threshold levels may be shifted to typically +1.0V and +2.1V with a minimum guaranteed Hysteresis of 0.75V. (Note that when using the EIA inputs, the MIL inputs—both positive and negative—must be grounded.)

The MIL input voltage threshold levels are typically +0.6V and -0.6V with a

TYPE TYPICAL PROPAGATION DELAY		TYPICAL SUPPLY CURRENT (TOTAL)
N8T16	100ns	

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to $+70$ °C
Plastic DIP	N8T16

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	8T
MIL(+), MIL(-1), EIA	Input	1ul
HYST, strobe	Input	1ul
2, 13	Output	10ul

NOTE:


A unit load (uI) is $40\mu A I_{IH}$ and $-1.6mA I_{IL}$

minimum guaranteed Hysteresis of 0.7V. A MIL negative terminal is provided on each receiver per specification MIL-STD-188B to provide for common mode noise rejection.


Each receiver includes a strobe input so that:

- a. A "1" on the strobe input allows data transfer.
- b. A "0" on the strobe input holds the output high.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Line Receiver 8116

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	8T	UNIT
V _{CC}	Supply voltage	7.0	٧
VIN	Input voltage	-0.5 to +5.5	V
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETED				
	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0		2.5	V
V _{IL}	LOW-level input voltage	1.1		1.5	V
l _{iK}	Input clamp current			-12	mA
Іон	HIGH-level output current			-800	μΑ
loL	LOW-level output current			9.6	mA
TA	Operating free-air temperature	0		70	°C

Line Receiver **8T16**

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMETED			TEST COMPLETIONS		8T16		UNIT
PARAMETER VoH Output voltage (EIA)		то	FROM	TEST CONDITIONS	Min	Тур	Max	UNII
V _{OH}	Output voltage (EIA)							
	Hysteresis open ^{8, 12}	Outputs -800µA	EIA, MIL(+), MIL(-), STROBE	EIA = 3.0V, MIL(+) = 0V, MIL(-) = 0V, STROBE = 2.0V	2.6	3.5		\ \
	Hysteresis open	Outputs -800µA	EIA, MIL(+), MIL(-), STROBE	EIA = +1.2V, MIL(+) = 0V, MIL(-) = 0V, STROBE = 2.0V	2.8	3.5		V
	Hysteresis grounded ^{8, 10}	Outputs -800µA	EIA, MIL(+), MIL(-), HYS, STROBE	EIA = +0.3V, MIL(+) = 0V, MIL(-) = 0V HYS = 0V, STROBE = 2.0V	2.6	3.5		٧
V _{OH}	Output voltage (MIL) ^{8, 11}	Outputs -800µA	MIL(+), MIL(-), STROBE	MIL(+), -0.1mA, MIL(-) = 0V STROBE = 2.0V	2.6	3.5		٧
	Output voltage (MIL) ^{8, 11}	Outputs -800μA	MIL(+), MIL(-), STROBE	MIL(+) = -0.9V, MIL(-) = 0V STROBE = 2.0V	2.6	3.5		V
	Output voltage (MIL) ^{8, 13}	Outputs -800µA	MIL(+), MIL(-), STROBE	MIL(+) = +0.35V, MIL(-) = 0V, STROBE = 2.0V	2.8	3.5		V
V _{OH}	Output voltage (STROBE)8	Outputs -800μA	EIA, MIL(+), MIL(-), STROBE	EIA = 3.0V, MIL(+) = 0V MIL(-) = 0V, STROBE = 2.0V	2.6	3.5		٧
VOL	Output voltage (EIA)							
	Hysteresis open ^{9, 12}	Outputs 9.6mA	EIA, MIL(+), MIL(-), STROBE	EIA = +3.0V, MIL(+) = 0V, MIL(-) = 0V, STROBE = 2.0V			0.4	V
	Hysteresis open ^{9, 10}	Outputs 9.6mA	EIA, MIL(+), MIL(-), STROBE	EIA = -1.2V, MIL(+) = 0V MIL(-) = 0V, STROBE = 2.0V		0.2	0.4	V
	Hysteresis grounded ^{9, 12}	Outputs 9.6mA	EIA, MIL(+), MIL(-), HYS, STROBE	EIA = +3.0V, MIL(+) = 0V, MIL(-) = 0V HYS = 0V, STROBE = 2.0V			0.4	V
	Output voltage (MIL)9, 13	Outputs 9.6mA	MiL(+), MIL(-), STROBE	MIL(+) = +0.1mA, MIL(-) = 0V STROBE = 2.0V			0.4	V
	Output voltage (MIL)	Outputs 9.6mA	MIL(+), MIL(-), STROBE	MIL(+) = +0.9V, MIL(-) = 0V STROBE = 2.0V			0.4	٧
	Output voltage (MIL)9, 11	Outputs 9.6mA	MIL(+), MIL(-), STROBE	MIL(+) = -0.35V, MIL(-) = 0V STROBE = 2.0V		0.2	0.4	V
	Input resistance (EIA)		EIA, MIL(+), MIL(-)	EIA = ±25V, MIL(+) = 0V MIL(-) = 0V	3	5	7	kΩ
	Input resistance (MIL)		EIA, MIL(+), MIL(-)	EIA = 0V, MIL(+) = ±25V, MIL(-) = 0V	7.5	11.4		kΩ
	Power consumption (per receiver) ¹⁷		EIA, MIL(+), MIL(-)	EIA = 3.0V, MIL(+) = 0V, MIL(-) = 0V		44	75	mW
los	Output short circuit current ^{16, 17}	Outputs 0V	EIA, MIL(+), MIL(-)	EIA = -3.0V, MIL(+) = 0V MIL(-) = 0V, STROBE = 5.0V	-10		-70	mA
	Propagation delay14, 15		STROBE	STROBE = 5.0V		100	150	ns
	Signal switching acceptance15		STROBE	STROBE = 5.0V	20			kHz

- 1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- 2. All measurements are taken with ground pin tied to zero volts.

- Nositive current is defined as into the terminal referenced.
 Positive logic definition: "UP" Level = H, "DOWN" Level = L.
 Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings.
- 6. Manufacturer reserves the right to make design and process changes and improvements.
- 7. This test guarantees operation free of latch-up over the specified input voltage range.
- 8. Output source current is supplied through a resistor to ground.

 10. Previous EIA input: +3V (See hysteresis curve).
- 11. Previous MIL input: +0.9V (See hysteresis curve).
- 12. Previous EIA input: -3.0V (See hysteresis curve).
- 13. Previous MIL input: -0.9V (See hysteresis curve).
- 14. Reference AC Test Figures:
- 15. This test guarantees transfer of signals of up to 20kHz. Connect 1000pF between the output terminal and ground.
- 16. Each receiver to be tested separately.
- 17. $V_{CC} = 5.25V$.

Line Receiver 8116


AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

DADAMETED	TER FROM TEST			8T16		
PARAMETER		TEST CONDITIONS	Min	Тур	Max	UNIT
Input resistance						
ĖIA	EIA, MIL(+), MIL(-)	EIA = $\pm 25V$, MIL(+) = 0.0V, MIL(-) = 0.0V	3	5	7	kΩ
MIL	EIA, MIL(+), MIL(-)	EIA = 0.0V, MIL(+) = ± 25 V, MIL(-) = 0.0V	7.5	11.4	-	kΩ
Propagation delay	Strobe	Strobe = 5.00V		100	150	ns
Signal switching acceptance	Strobe	Strobe = 5.00V	20			kHz

NOTE:


This test guarantees transfer of signals of up to 20kHz. Correct 1000pF between the output terminal and ground.

HYSTERESIS CURVES




Line Receiver 8116

AC TEST CIRCUITS AND WAVEFORMS



TYPICAL APPLICATIONS



Signetics

8T20 Multivibrator

Bidirectional One-Shot Product Specification

Logic Products

FEATURES

- Differential Input
 Threshold = ±4mV
- Pulse Position Error = Typically3ns
- Max. Input Frequency = 8MHz
- Triggers on Positive and/or Transitions

APPLICATIONS

- Disc, Tape and Drum Readers
- Digital Communications Receivers
- Signal Conditioners
- Transition Detectors

DESCRIPTION

The Bidirectional One Shot is intended for applications where high speed low level signal processing is required.

The 8T20 is a Monolithic Building Block, consisting of a high speed analog comparator, digital control circuitry, and a precision monostable multivibrator. The differential input threshold voltage is be-

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
N8T20	30ns	

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N8T20N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	8T
PEC, NEC	Input	1ul
MR	Input	1ul
A, A; Q, Q	Output	10ul

NOTE


A unit load (ul) is 40μ A l_{IH} and -1.6mA l_{IL}.

tween ±4mV with respect to the input reference level which may range from -3.2V to +4.2V. For input frequencies up to 8MHz, the device may be conditioned to act as a frequency doubler since it can trigger on both positive and negative input transitions.


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Multivibrator

8T20

LOGIC DIAGRAM



Timing pins permit using this device in a variety of applications where external control over pulse width is desirable. Pulse width (tW) is defined by the relationship $t^W = C_X R_X$ Loge 2. Pulse width stability is internally compensated and virtually independent of temperature and VCC variations, thus only limited by the accuracy of external timing components.

An internal resistive divider is available on the chip to provide a voltage of 1.4V (typ.). This output can be connected directly to either of the comparator inputs as a reference voltage when interfacing with TTL outputs.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	8T	UNIT
V _{CC}	Supply voltage, positive	7.0	V
V _{EE}	Supply voltage, negative	-7.0	V
V _{DIF}	Differential input voltage	±5.5	V
V _{IN}	Input voltage	-0.5 to +5.5	V
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETED		8T			
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage, positive	4.75	5.0	5.25	٧	
V _{EE}	Supply voltage, negative	-4.75	5.0	-5.25	٧	
V _{IH}	HIGH-level input voltage	2.0			V	
V _{IL}	LOW-level input voltage			0.8	V	
l _{IK}	Input clamp current			-12	mA	
Іон	HIGH-level output current			-800	μΑ	
loL	LOW-level output current			16	mA	
TA	Operating free-air temperature	0		70	°C	

Multivibrator 8T20

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER				8T20	
		TEST CONDITIONS ¹	Min	Max	UNIT
V _{IH}	Input HIGH voltage	Guaranteed input HIGH threshold voltage	2.0		V
VIL	Input LOW voltage	Guaranteed input LOW threshold voltage		0.8	٧
VIK	Input clamp diode voltage	V _{CC} = MIN, I _{IK} = -12mA		-1.5	٧
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, I _{OH} = -800μA	2.4		٧
VOL	LOW-level output voltage	V _{CC} = MIN, I _{OL} = 16mA		0.4	٧
l _{IH}	HIGH-level input current	V _{CC} = MAX, V _I = 4.5V		40	μА
IIL	LOW-level input current	V _{CC} = MAX, V _I = 0.4V PEC, NEC		-2.4	mA
IIL	Low level input current	V _{CC} = MAX, V _I = 0.4V mR		-1.6	mA
los	Short-circuit output current ³	V _{CC} = MAX	-20	-70	mA
lcc	Supply current (total)	V _{CC} = 5.25V		55	mA
IEE	Supply current (total)	V _{CC} = 5.25V		-20	mA

DIFFERENTIAL INPUTS

V _T	Input threshold voltage ⁴		±4		mV
l _B	Input bias current ⁵	V _{CC} = +5V, V _{EE} = -5V		125	μΑ
los	Input offset current		2		μΑ

NOTES:


- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.
- 3. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 4. The differential input threshold voltage (V_T) is defined as the maximum DC voltage from the reference level necessary to trigger the one-shot.
- 5. Refer to Figure 5.
- 6. Common mode voltages that are confined within the dynamic range as specified will not cause false triggering of the one-shot.

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VGC = 5.0V

	TEST COMPLETIONS		LIMITS		
CHARACTERISTICS	TEST CONDITIONS	Min	Тур	Max	UNITS
Output frequency	Fig. 1, f _{in} = 8MHz	16			MHz
Propagation delay Input to Q, Q Input to A, A MR to Q, Q	Fig. 2 Fig. 4		30 30 20	50 50 30	ns ns ns
Reference voltage (V _{REF})	Pin 7 tied to pin 6	0.8	1.4	2.0	V
Output pulse width, fig. 1	Rx = 10K, Cx = open	10		40	ns
Output pulse width, fig. 3	Rx = 10K, Cx = 100pF	600		800	ns

Multivibrator 8T20


AC TEST CIRCUITS AND WAVEFORMS



Signetics Logic Products

Multivibrator 8T20


AC TEST CIRCUITS AND WAVEFORMS (Continued)




Multivibrator

8T20

INPUT BIAS CURRENT TEST CIRCUIT



INPUT/OUTPUT WAVEFORMS



Signetics

8T22 Multivibrator

Retriggerable One Shot Product Specification

Logic Products

DESCRIPTION

The 8T22 is a direct pin-for pin replacement for the 9601 retriggerable oneshot. Triggering can be performed on either the leading or falling edge of the input signal through selection of the proper input terminal.

The inputs are level-sensitive making triggering independent of signal transition times. Output pulse width is determined by external timing components $(R_x \text{ and } C_x)$ with each trigger pulse initiating a complete new-timing cycle.

For those applications where a dual retriggerable one-shot is required the Signetics 9602 should be considered.

FUNCTION TABLE

	PIN NU	MBER	
1	2	3	4
H→L	н	Н	н
Н	H→L	н	Н
L	Х	L→H	Н
X	L	L→H	н
L	Х	Н	L→H
Х	L	Н	L→H

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
N8T22	20ns	

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N8T22N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	8T
A _n , B _n	Input	1.5ul
C _X , R _X	Input	1.5ul
Q, Q	Output	8ul


NOTE:

A unit load (ul) is $40\mu A~l_{IH}$ and ~1.6mA $l_{IL}.$


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Multivibrator 8T22

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	8T	UNIT
V _{CC}	Supply voltage	7.0	٧
V _{IN}	Input voltage	-0.5 to +5.5	٧
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	0.00.000				
	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	1.9		2.5	V
V _{IL}	LOW-level input voltage			0.9	V
lık	Input clamp current			-12	mA
Юн	HIGH-level output current			960	μА
loL	LOW-level output current			12.8	mA
T _A	Operating free-air temperature	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER			8T22		
	PARAMETER	TEST CONDITIONS ¹	Min	Max	UNIT
V _{IH}	Input HIGH voltage	Guraranteed input HIGH threshold voltage	1.9		٧
VIL	Input LOW voltage	Guaranteed input LOW threshold voltage		0.9	٧
V _{IK}	Input clamp diode voltage	V _{CC} = MIN, I _{IK} = -12mA		-1.5	٧
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN$, $I_{OH} = -960\mu$ A	2.4		٧
VOL	LOW-level output voltage	V _{CC} = MIN, I _{OL} = 12.8mA		0.4	٧
l _{IH}	HIGH-level input current	V _{CC} = MAX, V _I = 4.5V		60	μΑ
I _{IL}	LOW-level input current	V _{CC} = MAX, V _I = 0.4V		-1.6	mA
los	Short-circuit output current ²	V _{CC} = MAX, V _O = 0	-10	-40	mA
lcc	Supply current (total)	V _{CC} = 5.25V		25	mA
IEE	Supply current (total)	V _{CC} = 5.25V		-28	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

242445772	7707 00VDI710V0				
PARAMETER	TEST CONDITIONS	Min	Тур	Max	UNIT
Propagation delay Negative trigger input to true output (t _{PLH}) Negative trigger input to false output (t _{PHL})	$R_x = 5.0k\Omega, C_x = 0$ $C_L = 15pF$ $R_x = 5.0k\Omega, C_x = 0$ $C_L = 15pF$		25 25	40 40	ns ns
Min. true output pulse width	$R_x = 5.0k\Omega$, $C_x = 0$ $C_L = 15pF$		45	65	ns
Pulse width variation	$R_x = 10k\Omega, C_x = 1000pF$	3.08	3.42	3.76	μs
Timing resistor		5.0		50	kΩ
C _{Stray} - maximum allowable wiring capacitance	P13 to ground			50	pF

NOTES:

- 1. Positive current is defined as into the pin referenced.
- 2. Unless otherwise note, $10k\Omega$ resistor placed between Pin 13 and $V_{CC}(R_x)$.

OPERATION RULES



- 1. An external resistor (R_x) and external capacitor (C_x) are required as shown in the Logic Diagram.
- 2. The value of R_x may vary from 5.0 to 50 k Ω (0 to 75°C).
- C_x may vary from 0 to any necessary value available. If, however, the capacitor has leakages approaching 3.0μA or if stray capacitance from either terminal to ground is more than 50pF, the timing equations may not represent the pulse width obtained.
- If electrolytic capacitors are to be used, the following configurations are recommended:

A. For use with low leakage electrolytic capacitors. The normal RC configuration can be used predictably only if the forward capacitor leakage at 5.0 volts is less than $3\mu\text{A}$, and the inverse capacitor leakage at 1.0 volt is less than $5\mu\text{A}$ over the operational temperature range, and Rule 3 above is satisfied.

B. Use with high inverse leakage current electrolytic capacitors. The diode in this configuration prevents high inverse leakage currents through the capacitor by preventing an inverse voltage across the capacitor.

 $t \approx 0.3 \text{ RC}_x$

The output pulse with (t) is defined as follows:

$$t = 0.32 R_x C_x \left[1 + \frac{0.7}{R_x} \right]$$


Where R_x is in $k\Omega$, C_x is in pF, t is in ns; for $C_x < 10^3 pF$.

Typical Output Pulse Width Versus Timing Resistance And Capacitance For $\text{C}_{\text{X}} < 10^3 \text{pF}$ is Shown in The Above Graph.

Multivibrator

8T22

AC TEST CIRCUITS AND WAVEFORMS



Signetics

8T24 Line Receiver

Triple Line Receiver with Hysteresis Product Specification

Logic Products

FEATURES

- Built-in input threshold hysteresis*
- High speed: t_{PHL} = t_{PLH} = 20ns (typical)
- Each channel can be strobed independently
- Fanout of ten (10) with standard TTL integrated circuits
- Input gating is included with each line receiver for increased application flexibility
- Operation from a single +5V Power Supply

*Hysteresis is defined as the difference between the input thresholds for the "1" and "0" output states. Hysteresis is specified at 0.4V typically and 0.2V minimum over the operating temperature range.

DESCRIPTION

The 8T24 is a Triple Line Receiver designed specifically to meet the IBM System (360, System/370 I/O Interface Specification [IBM Specification GA 22-6974-0]): Each receiver incorporates hysteresis to provide high noise immunity and high input impedance to minimize loading on the driver circuit.

An input voltage of 1.7 volts or more is interpreted as a logical one; an input of

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
N8T24	20ns (t _{PLH})	
	20ns (t _{PHL})	

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N8T24N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	8T
R	Input	4.3ul
S, A, B	Input	1ul
f	Output	8uí

NOTE:


A unit load (ul) is 40μ A l_{IH} and -1.6mA l_{IL}.

0.70 volts or less is interpreted as a logical zero as is an open circuited input.


The receiver input (R) of the 8T24 will not be damaged by a DC input of +7.0 volts with power on or by a DC input of +6.0 volts with power off in the receiver. The 8T24 will also withstand an input of -0.15V with power on or off.

The 8T24 is fully compatible with TTL and DTL systems and operates from a single 5 volt power supply.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Line Receiver 8T24

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	8T	UNIT
V _{CC}	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +5.5	V
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0		2.5	٧
V _{IL}	LOW-level input voltage	1.1		1.5	٧
l _{IK}	Input clamp current			-12	mA
Іон	HIGH-level output current			-800	μА
loL	LOW-level output current			16	mA
TA	Operating free-air temperature	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	0.0.0.0	7707 00UDITIOUS!	8Т	8T24	
	PARAMETER	TEST CONDITIONS ¹	Min	Max	UNIT
V _{IH}	Input HIGH voltage	Guaranteed input HIGH threshold voltage	1.7		٧
V _{IL}	Input LOW voltage	Guaranteed input LOW threshold voltage		0.7	V
VIK	Input clamp diode voltage	V _{CC} = MIN, I _{IK} = -12mA		-1.5	٧
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, I _{OH} = -800μA	2.6		V
V _{OL}	LOW-level output voltage	V _{CC} = MIN, I _{OL} = 16mA		0.4	V
		V _{CC} = MAX, V _I = 4.5V, pins S, A, B		40	μΑ
ІН	HIGH-level input current	V _{CC} = MAX, V _I = 4.5V, pin R		170	μА
IIL	LOW-level input current	$V_{CC} = MAX$, $V_1 = 0.4V$		-1.6	mA
los	Short-circuit output current ²	V _{CC} = MAX	-50	-100	mA
Icc	Supply current (total)	V _{CC} = 5.25V		80	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. Ios is tested with Vout = +0.5V and Voc = Voc MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

SWITCHING CHARACTERISTICS $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$

242445752	т	EST CO	NDITION	IS		LIMITS		
PARAMETER	R	s	A	В	Min	Тур	Max	UNITS
t _{PHL}						20	30	ns
t _{PLH}						20	30	ns
Hysteresis ¹		4.5V	0V	٥٧	0.2	0.4		V


NOTE:

Hysteresis is defined as the voltage difference between the R input level at which the output begins to go from "0" to "1" state and the level at which the output begins to go from "1" to "0".

Signetics Logic Products

Line Receiver 8T24


AC TEST CIRCUIT AND WAVEFORMS



Line Receiver

8T24

HYSTERESIS TEST CIRCUIT



Signetics

8T26A, 28 Bus Transceivers

3-State Quad Bus Transceiver Product Specification

Logic Products

FEATURES

- High speed Schottky quad transceivers
- 48mA LOW-state drive
- 200μA bus loading
- Ideal for:
 - Half-duplex data transmission
 - Memory interface buffers
 - Data routing in bus oriented systems
 - High current drivers
 - MOS/CMOS-to-TTL interface

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
N8T26A	7ns	48mA
N8T28	10ns	67mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N8T26AN, N8T28N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

DESCRIPTION

The 8T26A/28 consists of four pairs of 3-state logic elements configured as quad bus drivers/receivers, along with separate buffered receiver enable and driver enable lines. This single IC quad transceiver design distinguishes the 8T26A/28 from conventional multi-IC implementations. In addition, the 8T26/28's ultra high speed while driving heavy bus capacitance (300pF) makes these devices particularly suitable for memory systems and bidirectional data buses.

Both the driver and receiver gates have 3-State outputs and low-current PNP

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	N8T	S8T
IN	Input	0.5Sul	0.5Sul
D/E, R/E	Inputs	0.5Sul	0.5Sul
D _{OUT}	Output	24Sul	16Sul
R _{OUT}	Output	10Sul	6Sul

NOTE:


A unit load (Sul) is $50\mu\text{A}\text{ I}_{1\text{H}}$ and -2.0mA I $_{1\text{L}}.$

inputs. 3-State outputs provide the high switching speeds of totem-pole TTL circuits while offering the bus capability of open collector gates. PNP inputs reduce input loading to $200\mu A$ maximum.


PIN CONFIGURATION

8T26A 16 VCC R/E 1 15 D/E ROUT 2 14 ROUT DOUT 3 IN 4 13 DOUT 12 IN ROUT 5 11 ROUT DOUT 6 10 Pout IN 7 9 IN GND 8 CD07090

LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)




Bus Transceivers


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	S8T	N8T	UNIT
V _{CC}	Supply voltage	7.0	7.0	٧
VIN	Input voltage	-0.5 to +5.5	-0.5 to +5.5	V
IIN	Input current	-30 to +5	-30 to +5	mA
loL	Continuouş	100	100	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	-55 to +125	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

242445				8T			
	PARAMETER			Nom	Max	UNIT	
V _{CC}	Supply voltage		4.75	5.0	5.25	V	
V _{IH}	HIGH-level input voltage		2.0			V	
V _{IL}	LOW-level input voltage				+0.8	V	
lıĸ	Input clamp current				-18	mA	
Іон	HIGH-level output current	Driver			-10	mA	
	1 OW I and a start a second	Driver			48	mA	
IOL	LOW-level output current Receiver				20	mA	
TA	Operating free-air temperature		0		70	°C	

6

Bus Transceivers 8T26A, 28

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER		TEST CONDITIONS ¹		N8T26A, N8T28		S8T26A, S8T28		UNIT
					Max	Min	Max	
VIH	Input HIGH voltage	Guaranteed input HIGH	threshold voltage	2.0		2.0		V
VIL	Input LOW voltage	Guaranteed input LOW	threshold voltage		0.8		0.8	V
VIK	Input clamp diode voltage	V _{CC} = MIN, I _{IK} = -18mA			-1.2		-1.2	V
V _{BD}	Input breakdown voltage	V _{CC} = MAX, I _I = 1mA		5.5		5.5		V
.,	HIGH-level output voltage,	\/ A4IA1	I _{OH} = -10mA	2.4				V
V _{OH}	Driver outputs	V _{CC} = MIN	I _{OH} = -2mA			2.4		V
.,	HIGH-level output voltage,	V _{CC} = MIN, I _{OH} = -100µ	ıA	3.25				V
VOH	Receiver outputs	V _{CC} = 5.0V, I _{OH} = -100/	$V_{CC} = 5.0V$, $I_{OH} = -100\mu$ A			3.0		٧
	LOW-level output voltage, Driver outputs	V _{CC} = MIN	I _{OL} = 48mA		0.5			٧
VOL			I _{OL} = 32mA				0.5	٧
	LOW-level output voltage, Receiver outputs	$V_{CC} = MIN$ $I_{OL} = 20mA$ $I_{OL} = 12mA$	I _{OL} = 20mA		0.5			V
VOL						0.5	V	
lozh	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX$, $V_O = 2.4V$			100		100	μΑ
lozL	Off-state output current.	$V_{CC} = MAX, V_O = 0.5V$			-100		-100	μΑ
I _{IH}	HIGH-level input current	$V_{CC} = MAX, V_I = 4.5V$			25		25	μΑ
	10,41	V 144V V 0.5V	Driver, receiver		-200		-200	μΑ
Ι _Ι L	LOW-level input current	$V_{CC} = MAX, V_I = 0.5V$	Disabled		-25		-25	μΑ
	21	V 144V	Driver	-50	-150	-50	-150	mA
los	Short-circuit output current ²	V _{CC} = MAX	Receiver	-30	-100	-30	-100	mA
			8T26A		87		87	mA
lcc	Supply current	V _{CC} = MAX	8T28		110		110	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

24244577			8T26A		8T28		
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _{PHL}	Propagation delay, D _{OUT} to R _{OUT}	C _L = 30pF		14		17	ns
t _{PHL}	Propagation delay, D _{IN} to D _{OUT}	C _L = 300pF		14		17	ns
t _{PLH}	Propagation delay, D _{OUT} to R _{OUT}	C _L = 30pF		14		17	ns
t _{PLH}	Propagation delay, D _{IN} to D _{OUT}	C _L = 300pF		14		17	ns
t _{PZL}	Data enable to data output, high Z to 0	C _L = 300pF		25		28	ns
t _{PLZ}	Data enable to data output, 0 to high Z	C _L = 300pF		20		23	ns
t _{PZL}	Reveive enable to receive output, high Z to 0	C _L = 30pF		20		23	ns
t _{PLZ}	Receive enable to receive output, 0 to high Z	C _L = 30pF		15		18	ns

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


6

Bus Transceivers

8T26A, 28


TEST CIRCUITS AND WAVEFORMS





Bus Transceivers 8T26A, 28

TEST CIRCUITS AND WAVEFORMS (Continued)




6


Bus Transceivers

8T26A, 28

TYPICAL APPLICATION



TYPICAL APPLICATION



8T37 **Bus Receiver**

Hex Bus Receiver with Hysteresis — Schmitt Trigger **Product Specification**

Logic Products

DESCRIPTION

The 8T37 is a hex bus receiver with hysteresis organized as two triple receivers with separate disable lines for each group. Typically the devices may be used in bus organized data transmission systems interconnected by terminated lines. The low input current requirement allows several drivers and receivers to communicate over a common bus in "party line" fashion. A power-up or power-down sequence of the receiver will not affect the bus. Built in hysteresis provides maximum noise immunity and makes the 8T37 also an ideal Schmitt trigger in those applications where the non-linear input characteristics of standard TTL are undesirable.

Low input current requirements make the nex-inverter inputs compatible with MOS/CMOS in addition to DTL/TTL. All inputs have clamping diodes to simplify systems design. The receiver outputs as well as the disable inputs are TTL/DTL compatible.

	TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
Г	N8T37	10ns	

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N8T37N

NOTE:


For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	8T
Disable	Input	2ul
IN (Receiver)	Input	1.3ul
OUT	Output	8ul

A unit load (ul) is 40 µA IIH and -1.6mA IIL.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Bus Receiver

8T37

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	8T	UNIT
V _{CC}	Supply voltage	7.0	V
V _{IN}	Input voltage	-0.5 to +5.5	V
l _{OL}	Continuous		mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETER		8T		
	PARAMETER		Nom	Max	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	V
HIGH-lev	vel input voltage, Receiver Disable	1.8 2.0	÷	2.5	٧
LOW-lev	vel input voltage, Receiver Disable	1.1		1.5 0.8	٧
l _{IK}	Input clamp current			-12	
Юн	HIGH-level output current			-400	μА
l _{OL}	LOW-level output current			16	mA
TA	Operating free-air temperature	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

DADAMETED		PARAMETER TEST CONDITIONS ¹		8T37			
	PARAMETER	TEST CONDITIONS		Min Max		UNIT	
V _{IH}	Input HIGH voltage	Guaranteed input HIGH threshold voltage	Receiver Disable	1.8 2.0	2.5	v	
V _{IL}	Input LOW voltage	Guaranteed input LOW threshold voltage	Receiver Disable	1.1	1.5 0.8	v	
V _{IK}	Input clamp diode voltage	V _{CC} = MIN, I _{IK} = -12mA		-1.5 1.5V	٧		
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, I _{OH} = -400μA		2.4		٧	
V_{OL}	LOW-level output voltage	V _{CC} = MIN, I _{OL} = 16mA			0.4	٧	
		V _{CC} = MAX	Receiver		50		
l _{IH}	HIGH-level input current	V _{IN} = 2.4V	Disable		80	μΑ	
		V _{CC} = 0	Others		50	μΑ	
	LOW lovel input arrest	V _{CC} = MAX	Receiver		-50	μА	
I _{IL}	LOW-level input current	V _{IN} = 0.4V	Disable		-3.2	mA	
los	Short-circuit output current ²	V _{CC} = MAX		-18	-55	mA	
Icc	Supply current (total)	V _{CC} = 5.25V			60	mA	

NOTES

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


Signetics Logic Products

Bus Receiver 8T37

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER		TEST COMPLETION		LIMITS		
		TEST CONDITION	ST CONDITION Min		Max	UNIT
Propagation de	elays					
Receiver	t _{PHL} t _{PLH}	$R_L = 400\Omega$		10 20	30 30	ns ns
Disable	t _{PHL} t _{PLH}	$C_L = 15pF$		9 11	15 15	ns ns

AC TEST CIRCUIT AND WAVEFORMS



NOTES:


- 1. Including probe and jib capacitance
- Pulse generator characteristics P.A. = 3.5V 3. $Z_{OUT} = 50\Omega$ P_{RR} = 1MH_z

2. All diodes are 1N3064

- 3. $Z_{OUT} = 5002 P_{RR} = 1MH_z$ $t_r = t_r \le 10$ ns (10% to 90%) Duty Cycle = 50%
- 4. When testing receiver, Disable = 0; when testing disable, Receiver = 0.
- *To be announced.

Each terminator is 120Ω the venins equivalent circuit. Using fl at ribbon a maximum reasonable length is 50 ft. from which the combined length of all taps or stubs should be subtracted.

TYPICAL APPLICATION



8T38 Bus Transceiver

Quad Bus Transceiver (Open Collector)

Product Specification

Logic Products

DESCRIPTION

The 8T38 is a quad bus transceiver with a common two input disable control for the drivers. Open collector driver outputs together with low input requirements for the receivers offer extreme versatility in low cost bus organized systems.

Busses may be terminated at both ends such that up to 100 driver/receiver pairs can utilize a common data bus. The receiver incorporates hysteresis to provide maximum noise immunity. In addition the receiver does not load the bus when $V_{\rm CC}=0$.

In those applications where only bus receiver are required the 8T380 quad bus receiver should be considered.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
N8T38	19ns (t _{PHL})	
	23ns (t _{PLH})	

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N8T38N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	8T
Bus	Receiver input	1.2ul
Disable	Disable input	2.5ul
Bus	Driver output	31ul
Out	Receiver output	10ul


NOTE:

A unit load (ul) is $40\mu\text{A}$ I_{IH} and -1.6mA I_{IL}.


FUNCTION TABLE

MODE	DISABLE	DISABLE	DRIVER	BUS	RECEIVER
	A	В	in		Out
Receive	1	×	×	1	0
Receive	X	1	×	1	0
Drive	0	0	1	0	1
Drive	0	0	0	1	0


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Bus Transceiver

8T38

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	8T	UNIT
V _{CC}	Supply voltage	7.0	٧
V _{IN}	Input voltage	-0.5 to +5.5	V
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	2224	8T			
	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage, disable	2.0		2.5	V
ViH	HIGH-level input voltage, receiver	1.8		2.5	V
V _{IL}	LOW-level input voltage, disable			0.8	V
V _{IL}	LOW-level input voltage, receiver	1.1		1.5	V
l _{IK}	Input clamp current			-12	mA
Іон	HIGH-level output current, receiver			-100	mA
loL	LOW-level output current, driver			50	mA
l _{OL}	LOW-level outpout current, receiver		4	16	mA
T _A	Operating free-air temperature	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER			TEST CONDITIONS ¹		8T38			
	PARAMETER		TEST CONDITIONS			MAX	UNIT	
.,	Innut IIICI I veltore	Currenteed input	LUCII Abasabald walkess	Receiver	1.8	2.5	v	
VIH	Input HIGH voltage	Guaranteeu input	HIGH threshold voltage	Disable	2.0		, v	
.,	Innut I OW waltons	Custontood input	Guaranteed input LOW threshold voltage		1.1	1.5		
V _{IL}	Input LOW voltage	Guaranteed input LOW threshold voltage			Disable		0.8	V
V _{IK}	Input clamp diode voltage	V _{CC} = MIN, I _{IK} = -	V _{CC} = MIN, I _{IK} = -12mA			-1.5	٧	
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, I _{OH} =	-5.2mA		2.4		٧	
		I _{OL} = 50mA	Driver		0.5	.,		
VOL	LOW-level output voltage	$V_{CC} = MIN$ $I_{OL} = 16mA$	I _{OL} = 16mA	Receiver		0.4	V	
		V _{CC} = MAX		Receiver		100		
I _{IH}	HIGH-level input current	V _{IH} = 2.4V	V _{IH} = 2.4V	Disable		50	μΑ	
		V _{CC} = 0	V _{CC} = 0			100		
1	LOW lovel input current	V _{CC} = MAX		Receiver		50	μΑ	
l _{IL}	LOW-level input current	V _{IN} = 0.4V		Disable		-1.6	mA	
los	Short-circuit output current ²	V _{CC} = MAX			18	55	mA	
Icc	Supply current total	V _{CC} = 5.25V				60	mA	

NOTES

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Bus Transceiver 8138

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

	DADAMETED			8T		
	PARAMETER	TEST CONDITIONS	Min	Тур	Max	UNIT
	Propagation delay					
t _{PHL}	Disable bus	Load 2 $V_{IN} = 0V$ to 3V	11	19	30	ns
t _{PLH}	Disable to bus	Measured from V _{IN} = 1.5V to V _{bus} = 1.5V	15	23	35	ns
t _{PHL}	Driver to bus		5	12	20	ns
tPLH	Driver to bus		5	12	25	ns
t _{PHL}	Bus to receiver		5	14	25	ns
		Load 1 waveform 1				
t _{PLH}	Bus to receiver		12	27	40	ns

SWITCHING PARAMETERS MEASUREMENT INFORMATION



8T95, 96, 97, 98 Hex Buffers/Inverters

High Speed Hex 3-State Buffers High Speed Hex 3-State Inverters Product Specification

Logic Products

DESCRIPTION

Each of the 3-state bus interface elements described herein has low current PNP inputs and is designed with Schottky TTL technology for ultra high speed. The devices are used to convert TTL/DTL or MOS/CMOS to 3-state TTL bus levels. For maximum systems flexibility, the 8T95 and 8T97 do so without logic inversion, whereas the 8T96 and 8T98 provide the logical complement of the input. The 8T95 and 8T96 feature a common control line for all six devices, whereas the 8T97 and 8T98 have control lines for four devices from one input and two from another input.

FUNCTION TABLE — 8T95

-		INDUITO		OUTDUT	-
		INPUTS	OUTPUT		
	DIS ₁	DIS ₂	1	Y	
	L	L	L	L	_
	L	L	Н	н	
	X	Н	X	(Z)	
	н	X	Х	(Z)	

H = HIGH voltage level

FUNCTION TABLE — 8T96

	INPUTS	OUTPUT	
DIS ₁	DIS ₂	1	Ÿ
L	L	L	н
L	L	Н	L
X	н	X	(Z)
Н	X	X	(Z)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
N8T95	8ns	65mA
N8T96	6.5ns	59mA
N8T97	8ns	65mA
N8T98	6.5ns	59mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N8T95N, N8T96N N8T97N, N8T98N
Plastic SO	N8T97N, N8T98D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	8T
DIS	Input	1Sul
ı	Input	1Sul
Y	Output	24Sul

NOTE

A unit load (Sul) is $50\mu A l_{IH}$ and $-2.0mA l_{IL}$


FUNCTION TABLE — 8T97

INP	INPUTS			
DIS	ı	Υ		
L	L	L		
L	Н	Н		
Н	Х	(Z)		

FUNCTION TABLE — 8T98

INPL	INPUTS		
DIS	1	Ÿ	
L	L	н	
L	Н	L	
Н	×	(Z)	

PIN CONFIGURATION



L = LOW voltage level


X = Don't care

⁽Z) = HIGH impedance (off) state


Hex Buffers/Inverters

8795, 96, 97, 98

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	S8T	N8T	UNIT
Vcc	Supply voltage	7.0	7.0	٧
V _{IN}	Input voltage	-0.5 to +5.5	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +5	-30 to +5	mA
loL	Continuous	100	100	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
T _A	Operating free-air temperature range	-55 to +125	0 to 70	°C


Hex Buffers/Inverters

8195, 96, 97, 98

RECOMMENDED OPERATING CONDITIONS

	B454457FB					
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	٧	
V _{IH}	HIGH-level input voltage	2.0			٧	
V _{IL}	LOW-level input voltage			+0.8	٧	
l _{IH}	Input clamp current			-18	mA	
loh	HIGH-level output current			-5.2	٧	
IOL	LOW-level output current			48	mA	
TA	Operating free-air temperature	0		70	°C	

TEST CIRCUIT



DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	PARAMETER	TEST CON	IDITIONS1	8T9	8T95/97		8T96/98	
	PARAMETER	TEST CON	IDITIONS.	Min	Max	Min	Max	UNIT
VIH	Input HIGH voltage	Guaranteed input HIGH	threshold voltage	2.0		2.0		٧
V _{IL}	Input LOW voltage	Guaranteed input LOW	threshold voltage		0.8		0.8	V
VIK	Input clamp diode voltage	V _{CC} = MIN, I _{IK} = -12mA			-1.5		-1.5	V
V_{BD}	Input breakdown voltage	V _{CC} = MAX, I _I = 1mA		5.5		5.5		٧
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN, I_{OH} = -5.2m$	ıA	2.4		2.4		V
V _{OL}	LOW-level output voltage	V _{CC} = MIN, I _{OL} = 48mA			0.5 ³		0.5 ³	V
lozh	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX, V_O = 2.4V$			40		40	μΑ
l _{OZL}	Off-state output current, LOW-level voltage applied	$V_{CC} = MAX, V_O = 0.5V$			-40		-40	μΑ
l _{IH}	HIGH-level input current	$V_{CC} = MAX, V_1 = 2.4V$			40		40	μА
	1014/1	W MAY W OFW	Disable = 0.5V		-400		-400	μΑ
IIL	LOW-level input current	$V_{CC} = MAX, V_1 = 0.5V$ Disable = 2.0V			-40		-40	μΑ
los	Short-circuit output current ²	V _{CC} = MAX		-40	-115	-40	-115	mA
Icc	Supply current (total)	V _{CC} = MAX			98		89	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- 3. $V_{OL} = +0.45V$ MAX for S8T at $T_A = +125$ °C only.


Hex Buffers/Inverters

8795, 96, 97, 98

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER		TEST CONDITIONS	8T95/97 $R_L = 200\Omega$		$8T96/98$ $R_L = 200\Omega$		UNIT
			Min	Max	Min	Max	
t _{PLH}	Propagation delay Data inputs to data outputs	S ₁ , S ₂ are closed, C _L = 50pF		12		11	ns
t _{PHL}	Propagation delay Data inputs to data outputs	S ₁ , S ₂ are closed, C _L = 50pF		13		10	ns
t _{PZH}	Disable to outputs High Z to logic "1"	S ₁ is open, S ₂ is closed, C _L = 50pF		25		22	ns
t _{PZL}	Disable to outputs High Z to logic ''0''	S ₁ is closed, S ₂ is open, C _L = 50pF		25		24	ns
t _{PHZ}	Disable to outputs Logic ''1'' to high Z	S ₁ , S ₂ are closed, C _L = 5pF		10		10	ns
t _{PLZ}	Disable to outputs Logic "0" to high Z	S ₁ , S ₁ are closed, C _L = 5pF		12		16	ns

AC WAVEFORMS



8T125 Transceiver

Octal 3-State Transceiver Product Specification

Logic Products

FEATURES

- Octal bidirectional bus interface
- 3-State buffer outputs
- PNP inputs for reduced loading
- Hysteresis on all Data inputs
- Pin compatible with 74LS245

DESCRIPTION

The 8T125 is an octal transceiver featuring inverting 3-State bus-compatible outputs in both send and receive directions. The outputs are all capable of sinking 24mA and sourcing up to 15mA, producing very good capacitive drive characteristics. The device features a Chip Enable input for easy cascading and a Send/Receive input for direction control. All Data inputs have hysteresis built in to minimize ac noise effects.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
N8T125	7.5ns	50mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to $+70$ °C
Plastic DIP	N8T125N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	8T125
All	Inputs	1LSul
All	Outputs	30LSul


NOTE

A unit load (LSuI) is $20\mu A$ I_{IH} and -0.4mA I_{IL}.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Transceiver 8T125

FUNCTION TABLE

INP	UTS	INPUTS/	OUTPUTS
CE	S/R	An	B _n
L	L	$A = \overline{B}$	INPUTS
L	Н	INPUT	$B = \overline{A}$
н	X	(Z)	(Z)

H = HIGH voltage level

L = LOW voltage level

X = Don't care

(Z) = HIGH impedance "off" state

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PAF	RAMETER	N8T	UNIT	
V _{CC}	V _{CC} Supply voltage		7.0	7.0	٧
· ·	Transceiver inputs		-0.5 to +5.5	-0.5 to +5.5	V
VIN	Input voltage	Non-transceiver inputs	-0.5 to +7.0	-0.5 to +7.0	٧
l _{OL}	Continuous		50	50	mA
I _{IN}	input current		-30 to +1	-30 to +1	mA
V _{OUT} Voltage applied to output in HIGH output state		-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧	
T _A	T _A Operating free-air temperature range			0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETER				
	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage	2.0			٧
V _{IL}	LOW-level input voltage			+0.8	٧
l _{IK}	Input clamp current			-18	mA
Іон	HIGH-level ouptut current			-15	mA
loL	LOW-level output current			24	mA
TA	Operating free-air temperature	0		70	°C

Transceiver 8T125

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

DADAMETED			TEST CONDITIONS ¹		8T125		
	PARAMETER		TEST CON	IDITIONS'	Min	Max	UNIT
ΔV _T Hysteresis (V _{T+} – V _{T-})		V _{CC} = MIN			0.2		V
V _{IH}	Input HIGH voltage	Guaranteed in	out HIGH 1	threshold voltage	2.0		٧
V _{IL}	Input LOW voltage	Guaranteed in	out LOW t	hreshold voltage		0.8	V
V _{IK}	Input clamp diode voltage	V _{CC} = MIN, I _{IK}	= -18mA			-1.5	٧
.,	ANOLUL - A - A - A - A		I _{OH} = -3.0mA		2.4		٧
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN$ $I_{OH} = -15mA$		2.0		٧	
.,	1000			I _{OL} = 12mA		0.4	V
V _{OL}	LOW-level output voltage	V _{CC} = MIN			0.5	٧	
l _{OZH}	Off-state output current, HIGH- level voltage applied	V _{CC} = MAX, V _O = 2.4V				20	μΑ
lozL	Off-state output current, LOW- level voltage applied	V _{CC} = MAX, V _O = 0.4V				-200	μΑ
I _{IH}	HIGH-level input current	V _{CC} = MAX, V _I	= 2.4V			20	μΑ
			V ₁ = 5	.5V transceiver inputs		100	μΑ
l _l	Input current at maximum input voltage	V _{CC} = MAX	V _I = 7 inputs	.0V non-transceiver		100	μΑ
I _{IL}	LOW-level input current	V _{CC} = MAX, V _I	V _{CC} = MAX, V _I = 0.4V			-200	μΑ
los	Short-circuit output current ²	V _{CC} = MAX		-40	-120	mA	
Іссн	Supply current HIGH	V _{CC} = MAX, outputs HIGH		Н		70	mA
ICCL	Supply current LOW	V _{CC} = MAX, ou	tputs LOV	1		90	mA
Iccz	Supply current "off"	V _{CC} = MAX, ou	tputs "off			95	mA

NOTE:

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V

			8T R _L = 667Ω		UNIT
	PARAMETER	TEST CONDITIONS			
			Min	Max	
t _{PLH}	Propagation delay Input to output	Waveform 1, C _L = 45pF		12 12	ns
t _{PZH}	Enable to HIGH	Waveform 2, C _L = 45pF		40	ns
t _{PZL}	Enable to LOW	Waveform 3, C _L = 45pF		40	ns
t _{PHZ}	Disable from HIGH	Waveform 2, C _L = 5pF		25	ns
t _{PLZ}	Disable from LOW	Waveform 3, C _L = 5pF		25	ns


December 4, 1985 6-56

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Transceiver 8T125

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS



Test Circuit For 3-State Outputs

Input Pulse Definition

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
t _{PZL}	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

FAMILY	INPUT PULSE REQUIREMENTS					
FAMILY	FAMILY Amplitude		Pulse Width	t _{TLH}	t _{THL}	
8T	3.0V	1MHz	500ns	15ns	6ns	

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

 $C_L = Load$ capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT}

of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\mathsf{TLH}},\; t_{\mathsf{THL}}$ Values should be less than or equal to the table entries.

8T126, 127, 128, 129 Transceivers

Quad, 3-State Transceivers Product Specification

Logic Products

DESCRIPTION

The 8T126 through 8T129 are quad transceivers designed to handle many bus interface applications. The devices feature 3-State outputs on both send and receive buffers, and pnp transistors on all inputs to reduce input LOW loading requirements.

The 8T126 and 8T128 feature a 3.4V minimum V_{OH} level on the receiver for MOS interface applications. The send and receive buffers have separate Enable inputs for independent control.

The 8T127 and 8T129 feature full 24mA drive in both send and receive buffers. These devices have a common Chip Enable input for easy cascading and a Send/Receive input for direction control.

FUNCTION TABLES 8T126

11	INPUTS		RECVR. OUT	BUS 1/0	
SE	RE	Dn	An	B _n	
L	L	Х	A = B	Inputs	
L	Н	Х	(Z) (Z)	(Z)	
H	Н	L	(Z)	н	
н	H	Н	(Z)	L	
Н	L	L	L	Н	
Н	L	Н	Н	L	

- H = HIGH voltage level
- L = LOW voltage level
- X = Don't care
- (X) = HIGH impedance "off" state

8T127

11	INPUTS		RECVR. OUT	BUS I/O
SE	S/R	Dn	An	B _n
L	L	Х	A = B	Inputs
L	Н	L	(Z)	н
L	H	Н	(Z) (Z)	L
Н	X	Х	(Z)	(Z)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
N8T126	10ns (Data)	17mA
N8T127	9ns (Data)	21mA
N8T128	10ns (Data)	17mA
N8T129	9ns (Data)	21mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^{\circ}C$ to $+70^{\circ}C$
Plastic DIP	N8T126N, N8T127N N8T128N, N8T129N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

	PINS	DESCRIPTION	8T
ſ	All	Input	1ul
ı	All	Output	60ul

NOTE:

A unit load (ul) is 20 µA IIH and -0.4 mA IIL

8T128

INPUTS			RECVR. OUT	BUS I/O
SE	RE	Dn	An	B _n
L	- H H H L -	XXLHLH	A = B (Z) (Z) (Z) L H	Inputs (Z) L H L


8T129

INPUTS			RECVR. OUT	BUS I/O		
CE	S/R	Dn	An	B _n		
L	L	Х	A = B	Inputs		
L	Н	L	(Z)	L		
L	н	Н	(Z) (Z)	н		
Н	X	Х	(Z)	(Z)		


Transceivers

8T126, 127, 128, 129

PIN CONFIGURATION




LOGIC SYMBOL



Transceivers

8T126, 127, 128, 129

LOGIC SYMBOL (IEEE/IEC)



ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

***************************************	PARAM	METER	S8T	N8T	UNIT
V _{CC}	Supply voltage		7.0	7.0	٧
VIN	Input voltage	Transceiver inputs Non-transceiver inputs	-0.5 to +5.5 -0.5 to +7.0	-0.5 to +5.5 -0.5 to +7.0	V V
I _{IN}	Input current	Input current		-30 to +1	mA
loL	Continuous		50	50	mA
V _{OUT}	Voltage applied to output in HIGH output state		-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
TA	Operating free-air temperature range		-55 to +125	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETERS		8T126/8T128			8	29		
			Min	Nom	Max	Min	Nom	Max	UNIT
V _{CC}	Supply voltage		4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage		2.0			2.0			٧
VIL	LOW-level input voltage				0.8			0.8	V
lik	Input clamp current				-18			-18	mA
Іон	HIGH-level output current	Bus			-5.2			-5.2	mA
ЮН	riidiriiovoi output ourioni	Receiver			-2.6			-5.2	mA
la.	LOW-level output current	Bus			24			24	mA
lOL	Receiver				12			24	mA
TA	Operating free-air temperature		0		70	0		70	°C

6

Transceivers

8T126, 127, 128, 129

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		TEST CONDITIONS!		8T126	8T126/8T128		8T127/8T129	
PARAMETER	TEST CONDITIONS ¹		Min	Max	Min	Max	UNIT	
V _{IH} Input HIGH voltage	Guaranteed	Guaranteed input HIGH threshold voltage				2.0		V
V _{IL} Input LOW voltage	Guaranteed	input LOW thre	eshold voltage		0.8		0.8	٧
V _{IK} Input clamp diode voltage	V _{CC} = MIN,	I _{IK} = -18mA			-1.5		-1.5	٧
V _{OH} High-level output voltage, bus outputs	V _{CC} = MIN	I _{OH} = -5.2	2mA	2.4		2.4		٧
	$V_{CC} = MIN,$ $V_{IN} = V_{IL},$	I _{OH} = -10	0μΑ	3.4				٧
V _{OH} receiver output voltage,	or V _{IH} per function	$I_{OH} = -2.6$	6mA	2.4				٧
	table	I _{OH} = -5.2	2mA			2.4		V
, LOW-level output voltage,	\/ - MINI	I _{OL} = 12m	A		0.4		0.4	٧
Vol. bus outputs	V _{CC} = MIN	I _{OL} = 24m	ıA		0.5		0.5	٧
		I _{OL} = 6mA	\		0.4			V
, LOW-level output voltage,		I _{OL} = 12m	ıA				0.4	٧
Vol. receiver outputs	V _{CC} = MIN	I _{OL} = 12m	I _{OL} = 12mA		0.5			V
		I _{OL} = 24m	ıA				0.5	V
Off-state output current, lozh HIGH-level voltage applied	V _{CC} = MAX,	V _O = 2.4V		:	20		20	μΑ
Off-state output current, I _{OZL} LOW-level voltage applied, receiver outputs	V _{CC} = MAX,	V _O = 0.4V			-20		-20	μА
Off-state output current, I _{OZL} LOW-level voltage applied, bus outputs	V _{CC} = MAX,	V _O = 0.4V			-100		-200	μΑ
I _{IH} HIGH-level input current	V _{CC} = MAX,	V _I = 2.7V			20		20	μА
, Input current at maximum input	V _{CC} = MAX	Bus inputs	V _I = 5.5V		100		100	μА
voltage	VCC = MAX	Others	V _I = 7.0V		100		100	μΑ
I _{IL} LOW-level input current	V _{CC} = MAX,	V _{CC} = MAX, V _I = 0.4V			-100		-200	μΑ
I _{OS} Short-circuit output current ²	V _{CC} = MAX	V _{CC} = MAX			-120	-40	-120	mA
I _{CCH} Supply current HIGH	V _{CC} = MAX,	outputs HIGH			26		36	mA
I _{CCL} Supply current LOW	V _{CC} = MAX,	outputs LOW			30		42	mA
I _{CCZ} Supply current "off"	V _{CC} = MAX,	outputs "off"			36		44	mA

NOTES:

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Transceivers

8T126, 127, 128, 129

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V


			8T126/8T128		8T127/8T129		
	PARAMETER	TEST CONDITIONS	Min	Max	Min	Max	UNIT
t _{PLH}	Propagation delay Data to bus output	Waveform 1 & 2, $C_L = 100 pF$, $R_L = 667 \Omega$		20 30		20 30	ns
t _{PLH} t _{PHL}	Propagation delay Bus to receiver output	Waveform 1 & 2, $C_L = 50pF$, $R_L = 667\Omega$		20 30		20 25	ns
t _{PZH}	Enable to HIGH for bus output	Waveform 3, $C_L = 100 pF$, $R_L = 667 \Omega$		30		35	ns
t _{PZH}	Enable to HIGH for receiver output	Waveform 3, $C_L = 50pF$, $R_L = 667\Omega$		25		30	ns
t _{PZL}	Enable to LOW for bus output	Waveform 4, $C_L = 100 pF$, $R_L = 667 \Omega$		35		35	ns
t _{PZL}	Enable to LOW for receiver output	Waveform 4, $C_L = 50pF$, $R_L = 667\Omega$		30		30	ns
		Waveform 3, $C_L = 5pF$, $R_L = 667\Omega$		25		25	ns
t _{PHZ}	Disable from HIGH	Waveform 3, $C_L = 50pF$, $R_L = 667\Omega$		63		63	ns
		Waveform 3, $C_L = 100pF$, $R_L = 667\Omega$		102		102	ns
		Waveform 4, $C_L = 5pF$, $R_L = 667\Omega$		25		25	ns
t _{PLZ}	Disable from LOW	Waveform 4, $C_L = 50pF$, $R_L = 667\Omega$		29		29	ns
		Waveform 4, $C_L = 100pF$, $R_L = 667\Omega$		33		33	ns




Transceivers

81126, 127, 128, 129

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families. Input Pulse Definition

Test Circuit For 3-State Outputs

circuit For 3-state Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2	
t _{PZH}	Open	Closed	
tezu	Closed	Open	
t _{PHZ}	Closed	Closed	
t _{PLZ}	Closed	Closed	

FAMIL V	INPUT PULSE REQUIREMENTS					
FAMILY	Amplitude	Rep. Rate	Pulse Width	tTLH	t _{THL}	
8T	3.0V	1MHz	500ns	15ns	6ns	

DEFINITIONS

 $\mathbf{R}_{L} = \mathbf{Load}$ resistor to $\mathbf{V}_{CC};$ see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X = 1k\Omega$ for 74, 74S, $R_X = 5k\Omega$ for 74LS.

t_{TLH}, t_{THL} Values should be less than or equal to the table



8T380 Bus Receiver

Quad Bus Receiver with Hysteresis-Schmitt Trigger Product Specification

Logic Products

DESCRIPTION

The 8T380 is a quad 2-input bus receiver with hysteresis for use in I/O, data, and memory busses. Built-in hysteresis provides maximum noise immunity and a power-up or power-down sequence on the receiver will not affect the bus. LOW input current allows several drivers and receivers to communicate over a common bus in "Party line" fashion. The 8T380 is ideal as a Schmitt Trigger in analog interfaces that cannot tolerate the non-linear input impedance characteristics of standard TTL. Further, the LOW input requirements allow the 8T380 to be used as a CMOS to TTL interface. All inputs have clamping diodes to simplify systems design.

FUNCTION TABLE

INP	UTS	OUTPUT
Α	В	Out
L	L	Н
L	н	L
Н	L	L
Н	Н	L

H = HIGH voltage level

L = LOW voltage level

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
N8T380	20ns (t _{PLH}) 16ns (t _{PHL})	25mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to $+70$ °C
Plastic DIP	N8T380N
Plastic SO	N8T380D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	8T
All	Input	1.2ul
All	Output	10ul


NOTE:

A unit load (ul) is $40\mu A$ I_{IH} and -1.6mA I_{IL}.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



6

Bus Receiver 81380

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	8T	UNIT
V _{CC}	Supply voltage	7.0	٧
VIN	Input voltage	-0.5 to +5.5	٧
l _{OL}	Continuous	30	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	DADAMETED		8T			
	PARAMETER	Min	Nom	Max	UNIT	
V _{CC}	Supply voltage	4.75	5.0	5.25	٧	
ViH	HIGH-level input voltage	2.0		2.5	٧	
VIL	LOW-level input voltage	1.1		1.5	V	
lıĸ	Input clamp current			-12	mA	
Іон	HIGH-level output current			-400	μΑ	
lou	LOW-level output current			16	mA	
T _A	Operating free-air temperature	0		70	°C	

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			8T	8T380	
	PARAMETER	TEST CONDITIONS ¹	Min	Max	UNIT
VIH	Input HIGH voltage	Guaranteed input HIGH threshold voltage	2.0	2.5	٧
VIL	Input LOW voltage	Guaranteed input LOW threshold voltage	1.1	1.5	٧
V _{IK}	Input clamp diode voltage	V _{CC} = MIN, I _{IK} = -12mA		-1.5	V
V _{OH}	HIGH-level output voltage	V _{CC} = MIN, I _{OH} = -400μA	2.4		V
VOL	LOW-level output voltage	V _{CC} = MIN, I _{OL} = 16mA		0.4	٧
l _{IH}	HIGH-level input current	V _{CC} = MAX, V _I = 4.5V		50	μΑ
'IH	That Flovor input current	V _{CC} = 0V, V _I = 4.5V		50	μА
IIL	LOW-level input current	V _{CC} = MAX, V _I = 0V		-25	μΑ
los	Short-circuit output current ²	V _{CC} = MAX	-18	-55	mA
lcc	Supply current (total)	V _{CC} = 5.25V		40	mA

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. Ios is tested with V_{OUT} = + 0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

PARAMETER		TEST CONDITIONS	C _L = 15pF,	UNIT	
			Min	Max	
t _{PLH}	Propagation delay Input to output	See Test Circuits and Waveforms		35 35	ns

December 4, 1985 6-65

Bus Receiver 81380

TEST CIRCUITS AND WAVEFORMS



Bus Receiver 8T380

TYPICAL APPLICATIONS

A generalized "Party Line" bus interface is shown in Figure 1. Each driver/receiver combination can communcicate with any other pair of all. Open collector NAND Gates such as the Signetics 7439 have adequate driver capability for the bus terminations as well as 20 driver/receiver pairs. In addition the bussing scheme is non-inverting as shown and bus drivers are activated by a logic "1" whereas bus receivers are activated by a Logic "0."


Each termination consisting of a 180Ω resistor to V_{CC} and 390Ω to ground is a 120Ω Thevenin's equivalent circuit. The maximum length of cable that can be driven is a complex relationship involving the type of cable used as well as the distribution of drivers and receivers on the bus. Using flat ribbon cable, a maximum reasonable length is 50 ft. minus the combined length of all taps or stubs.


SCHMITT TRIGGER


The receiver transfer curve shown in Figure 2a makes the 8T380 ideal in a variety of Schmitt Trigger and waveshaping applications such as Figure 2b.

MOS/CMOS INTERFACE

The input current which is only 50 μ A MAX in the logical "1" state and no current in the logical "0" state marks the 8T380 an ideal MOS/CMOS interface element.







8T3404 Latch

High Speed 6-Bit Latch Product Specification

Logic Products

FEATURES

- Low input load current: .25mA max., 1/6 standard TTL input load
- Minimum line reflection: low voltage diode input clamp
- Outputs sink 10mA min.
- 16-pin dual in-line package
- Simple expansion: enable inputs
- 12ns max. data to output delay over 0°C to 75°C temperature
- Directly compatible with DTL and TTL logic circuits

DESCRIPTION

The Signetics 8T3404 contains six high speed latches organized as independent 2-bit and 4-bit latches. They are designed for use as memory address registers, data registers, or other storage elements. The latches act as high speed inverters when the "Write" input is "low."

The 8T3404 is packaged in a standard 16-pin dual in-line package; and its performance is specified over the temperature range of 0°C to +75°C, ambient. To obtain fast switching speeds resulting in

	TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
ſ	N8T3404	6ns (Data) 8ns (Write enable)	47mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N8T3404N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

FUNCTION TABLE

MODE	INP	UTS	OUTPUTS
MODE	W	D	Q
Write latches	L L	L H	H
Latch inputs	H H	l h	H L


H = HiGH voltage level

- h = HIGH voltage level one set-up time prior to the LOW-to-HIGH W transition.
- L = LOW voltage level
- I = LOW voltage level one set-up time prior to the LOW-to-HIGH \overline{W} transition.


higher performance than equivalent devices made with a gold diffusion pro-

cess, Schottky barrier diode clamped transistors are used.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Latch

8T3404


ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	N8T	UNIT
V _{CC}	Supply voltage	7.0	V
VIN	Input voltage	-0.5 to +5.5	٧
IIN	Input current	-30mA to +100μA	
loL	Continuous	100	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
TA	Operating free-air temperature range	0 to 5	°C

RECOMMENDED OPERATING CONDITIONS

	PARAMETER		8T		
			Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	V
V _{IH}	High-level output voltage	2.0			٧
V _{IL}	LOW-level input voltage			+0.8	V
lc	Input clamp current			-5.0	mA
Юн	High-level output current			-1.5	mA
loL	LOW-level output current			40	mA
TA	Operating free-air temperature	0		75	°C

TEST LOAD CIRCUIT



Signetics Logic Products Products Product Specification

Latch 8T3404

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

	2.2.445752	TEST COUNTYOUS!		8T3404		
	PARAMETER	TEST CONDITIONS ¹	Min	Тур	Max	UNIT
VIL	Low level input current	V _{CC} = 5.25V, V _I = 0.45V			-0.25	mA
VIH	High level input current	V _{CC} = 5.25V, V _i = 5.25V			10	μΑ
VIK	Input clamp diode voltage	V _{CC} = 4.75V, I _C = -5.0mA			-1.0	٧
VOL	Output LOW voltage	V _{CC} = 4.75V, I _{OL} = 10.0mA			0.45	٧
V _{OH}	Output HIGH voltage	V _{CC} = 4.75V, I _{OH} = -1.5mA	2.4			٧
VIL	Input LOW voltage	V _{CC} = 5.0V			0.85	٧
ViH	Input HIGH voltage	V _{CC} = 5.0V	2.0			٧
los	Short-circuit output current ²	V _{CC} = 5.0V	-40		-120	mA
VOL	Output LOW voltage @ HIGH current	V _{CC} = 5.0V, I _{OL} = 40mA			0.8	٧
Icc	Supply current (total)	V _{CC} = 5.25V			75	mA
IIL	Low level input current at pin 7	V _{CC} = 5.25V, V _i = 0.45V			-1.00	mA
I _{IL}	Low level input current at pin 15	V _{CC} = 5.25V, V _I = 0.45V			-0.50	mA
lіні	High level input current at pin 7 and pin 15	V _I = 5.25V			10	μΑ

NOTES:

AC ELECTRICAL CHARACTERISTICS $T_A \approx 25$ °C, $V_{CC} = 5.0$ V

DADAMETED		_					
	PARAMETER		TEST CONDITIONS			Max	UNIT
t +-, t_+	Data to output delay					12	ns
t, t_+	Write enable to output delay					17	ns
t _{set-up}	Time data must be present before rising edge of write enable			12			ns
t _{hold}	Time data must remain after rising edge of write enable			8			ns
twp	Write enable pulse width			15			ns
C _{IND}	Data input capacitance	3404N 3404F	f = 1MHz, V _{CC} = 0V V _{BIAS} = 2.0V, T _A = 25°C		4 5		pF pF
C _{INW}	Write enable capacitance	3404N 3404F	f = 1MHz, V _{CC} = 0V V _{BIAS} = 2.0V, T _A = 25°C		7 8		pF pF


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Latch

8T3404

AC WAVEFORMS



8TS805, 806 Latches/Flip-Flops

8TS805 Octal Transparent Latch With 3-State Outputs 8TS806 Octal D Flip-Flop With 3-State Outputs Product Specification

Logic Products

FEATURES

- 8-bit transparent latch 8TS805
- 8-bit positive, edge-triggered register – 8TS806
- 3-State output buffers
- Common 3-State Output Enable
- Independent register and 3-State buffer operation

DESCRIPTION

The 8TS805 is an octal, transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Latch Enable (E) and Output Enable (OE) control gates.

The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is HIGH. The latch remains transparent to the data inputs while E is HIGH, and stores the data present one set-up time before the Highto-Low enable transition. The enable gate has about 400mV of hysteresis built

TYPE TYPICAL PROPAGATION DELAY		TYPICAL SUPPLY CURRENT (TOTAL)
8TS805	10ns	105mA
8TS806 8ns		116mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to $+70$ °C
Plastic DIP	N8TS805N, N8TS806N

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	8TS		
All	Inputs	1Sul		
All	Outputs	10Sul		

NOTE:


An 8TS unit load (Sul) is $50\mu A~I_{IH}$ and $-2.0mA~I_{IL}.$

in to help minimize problems that signal and ground noise can cause on the latching operation.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



December 4, 1985 6-72 853-0430 81495

Latches/Flip-Flops

8TS805, 806


The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active LOW Output Enable (\overline{OE}) controls all eight 3-State buffers independent of the latch operation. When \overline{OE} is LOW, the latched or transparent data appears at the outputs. When \overline{OE} is HIGH, the outputs are in the

HIGH impedance "off" state, which means they will neither drive nor load the bus.


The 8TS806 is an 8-bit, edge-triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the Clock (CP) and Output Enable (\overline{OE}) control gates.

The register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The clock buffer has about 400mV of hysteresis built in to help minimize problems that signal and ground noise can cause on the clocking operation.

LOGIC DIAGRAM, 8TS805



LOGIC DIAGRAM, 8TS806



MODE SELECT — FUNCTION TABLE, 8TS805

ADEDATING MODES		INPUTS		INTERNAL PROJECTER	OUTPUTS	
OPERATING MODES	ŌĒ	E	Dn	INTERNAL REGISTER	Q ₀ - Q ₇	
Enable and read register	L	н	L H	L H	L H	
Latch and read register	L L	L L	l h	L H	L H	
Disable outputs	Н	Х	Х	X	(Z)	

December 4, 1985 6-73

Latches/Flip-Flops

8TS805, 806

MODE SELECT — FUNCTION TABLE, 8TS806

OPERATING MODES	INPUTS			INTERNAL REGISTER	OUTPUTS	
OPERATING MODES	ŌĒ	СР	Dn	INTERNAL REGISTER	Q ₀ – Q ₇	
Load and read register	L	↑	.!	L	L	
3	L	1	h	Н	Н	
Load register and disable outputs	Н	X	X	×	(Z)	

H = HIGH voltage level

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	S8TS	N8TS	UNIT
V _{CC}	Supply voltage	7.0	7.0	٧
VIN	Input voltage	-0.5 to +5.5	-0.5 to +5.5	٧
I _{IN}	Input current	-30 to +5	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	٧
T _A	Operating free-air temperature range	-55 to +125	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

DADAMETER					
	PARAMETER		Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			V
V _{IL}	LOW-level input voltage			+0.8	V
lik	Input clamp current			-18	mA
Іон	HIGH-level output current			-6.5	mA
l _{OL}	LOW-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

 $V_{IL} = +0.7V$ MAX for S8TS at $T_A = +125$ °C only.

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition or HIGH-to-LOW OE transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition or HIGH-to-LOW OE transition.

⁽Z) = HIGH impedance "off" state

↑ = LOW-to-HIGH clock transition

X = Don't care

6

Latches/Flip-Flops

8TS805, 806

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

					:			
	PARAMETER	TEST CONDITIONS ¹		Min	Typ ²	Max	UNIT	
V _{OH}	HIGH-level output voltage	$V_{CC} = MIN$, $V_{IH} = MIN$, $V_{IL} = MAX$, $I_{OH} = MAX$			2.4	3.1		٧
V _{OL}	LOW-level output voltage	$V_{CC} = MIN,$ $V_{IH} = MIN,$ $V_{IL} = MAX$		I _{OL} = MAX			0.5	٧
V _{IK}	Input clamp voltage	V _{CC} = MIN, I	I _I = I _{IK}				-1.2	٧
lozh	Off-state output current, HIGH-level voltage applied	$V_{CC} = MAX$, $V_{IH} = MIN$, $V_O = 2.4V$					50	μΑ
I _{OZL}	Off-state output current, LOW-level voltage applied	$V_{CC} = MAX$, $V_{IH} = MIN$, $V_O = 0.5V$					-50	μΑ
1.	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5V			-		1.0	mA
I _{IH}	HIGH-level input current	V _{CC} = MAX,	$V_1 = 2.7$	V			50	μΑ
I _{IL}	LOW-level input current	V _{CC} = MAX,	V _I = 0.5	V			-0.25	mA
los	Short-circuit output current ³	V _{CC} = MAX			-40		-100	mA
			Iccl	8TS805		105	160	mA
I _{CC} Supply current (total)	Supply current (total)	V _{CC} = MAX	Iccl	All inputs grounded, 8TS806		102	140	mA
			Iccz	CP, \overline{OE} = 4.5V D inputs = GND		131	180	mA

NOTES

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5.0V

			8	UNIT	
	PARAMETER	TEST CONDITIONS	C_L = 15pF, R_L = 280 Ω		
			Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 6, 8TS806	75		MHz
t _{PLH} t _{PHL}	Propagation delay Latch enable to output	Waveform 1, 8TS805		14 18	ns
t _{PLH}	Propagation delay Data to output	Waveform 4, 8TS605		9 13	ns
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 6, 8TS806		15 17	ns
t _{PZH}	Enable time to HIGH level	Waveform 2		15	ns
t _{PZL}	Enable time to LOW level	Waveform 3 8TS805 8TS806		18 18	ns
t _{PHZ}	Disable time from HIGH level	Waveform 2, C _L = 5pF		9	ns
t _{PLZ}	Disable time from LOW level	Waveform 3, C _L = 5pF		12	ns

NOTE:

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.


^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

^{3.} Ios is tested with V_{OUT} = + 0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

^{4.} V_{OL} = + 0.45V MAX for S8TS at T_A = + 125°C only.

AC WAVEFORMS



6-76


Latches/Flip-Flops


8TS805, 806

AC SET-UP REQUIREMENTS $T_A = 25$ °C, $V_{CC} = 5.0$ V

PARAMETER		TOT COMPLETIONS	81	8TS		
		TEST CONDITIONS	Min	Max	UNIT	
t _W (H) t _W (L)	Latch enable pulse width	Waveform 1, 8TS805	6 7.3		ns	
t _s	Set-up time, data to latch enable	Waveform 5, 8TS805	5		ns	
t _h	Hold time, data to latch enable	Waveform 5, 8TS805	10		ns	
t _W (H) t _W (L)	Clock pulse width	Waveform 6, 8TS806	6 7.3	-	ns	
ts	Set-up time, data to clock	Waveform 7, 8TS806	5		ns	
t _h	Hold time, data to clock	Waveform 7, 8TS806	4		ns	

TEST CIRCUITS AND WAVEFORMS





V_M = 1.3V for 74LS; V_M = 1.5V for all other TTL families.

Input Pulse Definition

Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2		
t _{PZH}	Open	Closed		
tpZL	Closed	Open		
t _{PHZ}	Closed	Closed		
tpLZ	Closed	Closed		

54441 V	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}			
8T	3.0V	1MHz	500ns	2.5ns	2.5ns			

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

 C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $R_X=1k\Omega$ for 74, 74S, $R_X=5k\Omega$ for 74LS.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

Logic Products

FEATURES

- 8-bit transparent latch 8TS807
- 8-bit positive, edge-triggered register – 8TS808
- · 3-State inverting output buffers
- Common 3-State Output Enable
- Independent register and 3-State buffer operation

DESCRIPTION

The 8TS807 is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Latch Enable (E) and Output Enable (OE) control gates.

The data on the D inputs are transferred to the latch outputs when the Latch Enable (E) input is HIGH. The latch remains transparent to the data inputs while E is HIGH, and stores the data present one set-up time before the HIGH-to-LOW enable transition. The enable gate has about 400mV of hysteresis built in to help minimize problems that signal and ground noise can cause on the latching operation.

8TS807, 808 Latches/Flip-Flops

8TS807 Octal Transparent Latch With 3-State Outputs '808 Octal D Flip-Flop With 3-State Outputs Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)		
8TS807	10ns	105mA		
8TS808	8ns	116mA		

ORDERING CODE

PACKAGES		COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C		
	Plastic DIP	N8TS807N, N8TS808N		

NOTE

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	8TS		
All	Inputs	1Sul		
All	Outputs	10Sul		


NOTE

An 8TS unit load (Sul) is 50 µA IIH and -2.0mA IIL-


The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active LOW Output Enable (\overline{OE}) controls all eight 3-State buffers independent of the latch operation.

When \overline{OE} is LOW, the latched or transparent data appears at the outputs. When \overline{OE} is HIGH, the outputs are in the HIGH impedance ''off'' state, which means they will neither drive nor load the bus.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



Latches/Flip-Flops

8TS807, 808


The 8TS808 is an 8-bit, edge-triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the Clock (CP) and Output Enable (OE) control gates. The register is fully edge triggered. The state of each D input, one set-up time before the LOW-to-HIGH clock transition. is transferred to the

corresponding flip-flop's Q output. The clock buffer has about 400mV of hysteresis built in to help minimize problems that signal and ground noise can cause on the clocking operation.


The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS

memories, or MOS microprocessors. The active LOW Output Enable (\overline{OE}) controls all eight 3-State buffers independent of the register operation. When \overline{OE} is LOW, the data in the register appears at the outputs. When \overline{OE} is HIGH, the outputs are in the HIGH impedance "off" state, which means they will neither drive nor load the bus.

LOGIC DIAGRAM, 8TS807



LOGIC DIAGRAM, 8TS808



MODE SELECT - FUNCTION TABLE, 8TS807

	INPUTS			INTERNAL REGISTER	OUTPUTS	
OPERATING MODES	ŌĒ	E	Dn	INTERNAL REGISTER	Q ₀ - Q ₇	
Enable and read register	L	H H	L H	H	H L	
Latch and read register	L L	L L	l h	L H	H L	
Disable outputs	Н	Х	X	X	(Z)	

Latches/Flip-Flops

8TS807, 808

MODE SELECT — FUNCTION TABLE, 8TS808

005047100 40050	INPUTS				OUTPUTS	
OPERATING MODES	ŌĒ	СР	Dn	INTERNAL REGISTER	Q ₀ - Q ₇	
Load and read register	L L	†	l h	H L v v	L H	
Load register and disable outputs	Н	×	X X	X X	(Z) (Z)	

H = HIGH voltage level

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

	PARAMETER	S8TS	N8TS	UNIT	
V _{CC}	Supply voltage	7.0	7.0	V	
VIN	Input voltage	-0.5 to +5.5	-0.5 to +5.5	V	
I _{IN}	Input current	-30 to +5	-30 to +5	mA	
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V	
T _A	Operating free-air temperature range	-55 to + 125	0 to 70	°C	

RECOMMENDED OPERATING CONDITIONS

		8TS			
	PARAMETER	Min	Nom	Max	UNIT
V _{CC}	Supply voltage	4.75	5.0	5.25	V
V _{IH}	HIGH-level input voltage	2.0			V
V _{IL}	LOW-level input voltage			+0.8	V
l _{iK}	Input clamp current			- 18	mA
Іон	HIGH-level output current			6.5	mA
loL	LOW-level output current			20	mA
T _A	Operating free-air temperature	0		70	°C

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition

⁽Z) = HIGH impedance "off" state

⁼ LOW-to-HIGH clock transition

X = Don't care

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

			1	18	S807, 8	808	
	PARAMETER		TEST CONDITIONS1	Min	Typ ²	Max	UNIT
V _{OH}	HIGH-level output voltage	V _{CC} = MIN,	V _{IH} = MIN, V _{IL} = MAX, I _{OH} =	MAX 2.4	3.1		٧
V _{OL}	LOW-level output voltage	V _{CC} = MIN, V _{IL} = MAX	V _{IH} = MIN, I _{OL} = MAX			0.5	٧
VIK	Input clamp voltage	V _{CC} = MIN,	I _I = I _{IK}			-1.2	٧
lozh	Off-state output current, HIGH-level voltage applied	V _{CC} = MAX,	V _{IH} = MIN, V _O = 2.4V			50	μΑ
lozL	Off-state output current, LOW-level voltage applied	V _{CC} = MAX,	V _{IH} = MIN, V _O = 0.5V			-50	μΑ
l _l	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5V			1.0	mA
l _{iH}	HIGH-level input current	V _{CC} = MAX,	V _I = 2.7V			50	μΑ
I _{IL}	LOW-level input current	V _{CC} = MAX,	V _I = 0.5V			-0.25	mA
los	Short-circuit output current ³	V _{CC} = MAX		-40		-100	mA
			I _{CCL} 8TS807		105	160	mA
Icc	Supply current (total)	V _{CC} = MAX	I _{CCL} All inputs grounded, 8	TS808	102	140	mA
.00	Cappy Carrotte (total)		$CP, \overline{OE} = 4.5V$ I_{CCZ} D inputs = GND		131	180	mA

NOTES:

AC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

			8	TS	
	PARAMETER	TEST CONDITIONS	, R _L = 280 Ω	UNIT	
			Min	Max	
f _{MAX}	Maximum clock frequency	Waveform 6, 8TS808	75		MHz
t _{PLH} t _{PHL}	Propagation delay Latch enable to output	Waveform 1, 8TS807		14 18	ns
t _{PLH} t _{PHL}	Propagation delay Data to output	Waveform 4, 8TS807		9 13	ns
t _{PLH} t _{PHL}	Propagation delay Clock to output	Waveform 6, 8TS808		15 17	ns
t _{PZH}	Enable time to HIGH level	Waveform 2		15	ns
t _{PZL}	Enable time to LOW level	Waveform 3 8TS807 8TS808		18 18	ns
t _{PHZ}	Disable time from HIGH level	Waveform 2, C _L = 5pF		9	ns
t _{PLZ}	Disable time from LOW level	Waveform 3, C _L = 5pF		12	ns

NOTE

Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

6

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.


^{2.} All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.


^{3.} Ios is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

AC SET-UP REQUIREMENTS TA = 25°C, VCC = 5.0V

	DADAMETED	TEST CONDITIONS	8	rs	
	PARAMETER	TEST CONDITIONS	Min	Max	UNIT
t _W (H) t _W (L)	Latch enable pulse width	Waveform 1, 8TS807	6 7.3		ns
ts	Set-up time, data to latch enable	Waveform 5, 8TS807	5		ns
th	Hold time, data to latch enable	Waveform 5, 8TS807	10		ns
t _W (H) t _W (L)	Clock pulse width	Waveform 6, 8TS808	6 7.3		ns
ts	Set-up time, data to clock	Waveform 7, 8TS808	5		ns
t _h	Hold time, data to clock	Waveform 7, 8TS808	4		ns

TEST CIRCUITS AND WAVEFORMS





 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Test Circuit For 3-State Outputs

Input Pulse Definition

SWITCH POSITION

TEST	SWITCH 1	SWITCH 2
t _{PZH}	Open	Closed
t _{PZL}	Closed	Open
t _{PHZ}	Closed	Closed
t _{PLZ}	Closed	Closed

EAMUV	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}		
8TS	3.0V	1MHz	500ns	2.5ns	2.5ns		

DEFINITIONS

 R_L = Load resistor to V_{CC} ; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance;


see AC CHARACTERISTICS for value.

 R_T = Termination resistance should be equal to Z_{OUT} of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

 $t_{\text{TLH}},\,t_{\text{THL}}$ Values should be less than or equal to the table entries.

Latches/Flip-Flops



Signetics

Section 7 LSI Products Data Sheets

Logic Products

7

7

Signetics

74LS764 DRAM Controller

DRAM Dual-Ported Controller Product Specification

Logic Products

FEATURES

- Allows two microprocessors to access the same bank of DRAM
- Replaces 25 TTL devices to perform arbitration, signal timing, multiplexing, and refresh generation
- 9 address output pins allow control of up to 256K DRAMS
- Separate refresh clock allows adjustable refresh timing
- On-board 18-bit address input latch
- 30MHz Maximum Clock rate

DESCRIPTION

The 74LS764 DRAM Dual-Ported Controller is a high speed, clocked dual port arbiter and timing generator that allows two microprocessors, microcontrollers, or any other memory accessing devices to share the same block of memory. The device performs arbitration, signal timing, address multiplexing and refresh, replacing up to 25 discrete TTL devices.

The 'LS764 contains an on-board 18-bit address input latch which latches the address inputs at the start of an access cycle.

The device is available in a 40-pin plastic DIP or 44 pin PLCC with pinouts designed to allow convenient placement of microprocessors, DRAMs, and other support chips.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS764	45ns	215mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V ±5%; T _A = 0°C to +70°C
Plastic DIP	N74LS764N
PLCC-44	N74LS764A

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
REQ ₁ , REQ ₂	Request inputs (active LOW)	1LSUL
СР	Clock input	1LSUL
RCP	Refresh clock input	1LSUL
A1 – A18	Address inputs	1LSUL
GNT	Grant output	60LSUL
SEL ₁ , SEL ₂	Select outputs (active LOW)	60LSUL
DTACK	Data transfer acknowledge output	60LSUL
RAS	Row address strobe (output active LOW)	60LSUL
WG	Write gate output	60LSUL
CASEN	Column address strobe enable output (active LOW)	60LSUL
MA0 - MA8	Address outputs	60LSUL


NOTE:

One 74LS Unit Load (LSUL) is defined as: 20 µA in the HIGH state and 0.4 mA in the LOW state.


DRAM Controller

74LS764

PIN CONFIGURATION



LOGIC SYMBOL



DRAM Controller 74LS764

PIN DESCRIPTION

	PINS			
SYMBOL	DIP	PLCC	TYPE	NAME AND FUNCTION
A1	1	.1	ı	
A2	3	- 3	1.	
A3	5	5	1	
A4	7	7	1	
A5	9	9	1	Address inputs used to generate memory row address.
A6	11	12	1	
A7	13	14		
A8	15	16	i i	
A9	17	18	i	
A10	2	2	ı	
A11	4	4	1	
A12	6	6	1	
A13	8	8	1	
A14	10	10	1	Address inputs used to generate memory column address.
A15	12	13	1 1	
A16	14	15	l i l	
A17	16	17	l i l	
A18	18	19	i	
REQ ₁	21	23	ı	Memory access request from microprocessor one.
REQ ₂	22	24	ı	Memory access request from microprocessor two.
CP	24	26	ı	Clock input which determines the master timing and arbitration rates.
RCP	40	44	ı	Refresh Clock determines the period of refresh for each row after it is internally divided by 64.
SEL ₁	20	22	0	Select signal is activated in response to the active REQ ₁ input, indicating that acces will be granted to microprocessor one.
V _{CC}	11	11		Power supply +5V ±5%
GND	31	34 35		Ground
SEL ₂	20	25	0	Select signal is activated in response to the active REQ2 input, indicating that acces will be granted to microprocessor two.
MAO	34	38	0	
MA1	33	37	0	
MA2	32	36	o	
MA3	30	33	o	
MA4	29	32	o	Memory address output pins, designed to drive the address lines of a DRAM.
MA5	28	31	ő	,
MA6	27	30	Ŏ	
MA7	26	29	Ŏ	
MA8	25	28	ő	
GNT	38	42	0	Grant output internally activated upon start of memory access cycle.
GNI	36	42	-	
RAS	35	39	0	Row address strobe is used to latch the row address into the bank of DRAM(to be connected directly to the RAS inputs of the DRAMs).
WG	39	43	0	When activated, the "Write Gate" signal from the device could be gated with the microprocessor's write strobe to perform an "Early Write".
CASEN	37	41	0	Column Address Strobe Enable is used to latch the column address into the bank o DRAMs.
DTACK	36	40	0	Data Transfer Acknowledge indicates that data on the DRAM output lines is valid or the proper access time has occurred.

DRAM Controller 74LS764

ARCHITECTURE

The 'LS764 arbitration logic is divided into two stages. The first stage controls which one of the two REQ inputs will be serviced by activating the corresponding SEL output. The SEL output signals have been provided for use as look-ahead enables for 3-state address lines from each of the microprocessors connected to the address inputs of the 'LS764.

The second arbitration stage controls arbitration between the SEL signals and refresh requests. Refresh always has priority and is serviced immediately after the current cycle is completed (if needed). This arbitration stage also indicates the start of an access cycle via the GNT output signal. GNT is provided to indicate to the requesting microprocessor that its access cycle has begun. The GNT and SEL outputs can be used to generate wait states.

The 'LS764 has an 18-bit internal latch which latches the address inputs, A1 – A18, at the start of the access cycle. The latched address inputs are propagated to the MA0 – MA8 address outputs via an internal 18-bit MUX, which multiplexes the 18 address inputs to 9 row address and 9 column address signals, giving the 'LS764 the capability to interface 256K DRAMs to the masters.

The internal refresh row counter has 9 outputs, allowing the 'LS764 to refresh up to 512 row DRAMs.

The generation of RAS, CASEN, Write Gate (WG), and Data Transfer Acknowledge

(DTACK) outputs is controlled by on chip timing logic.

FUNCTIONAL DESCRIPTION

The speed at which the 'LS764 operates is determined by the CP input, with a maximum limit of 30MHz. All internal signal timing and control is based on this input.

A microprocessor requests access to the DRAM by activating the appropriate REQ input. If a refresh cycle is not in process and the other request input is not active, the SEL output corresponding to the active REQ input will go LOW to indicate that access will be granted. The GNT output then goes HIGH (by the LOW-to-HIGH transition) indicating that a memory access cycle is now commencing. If an access or refresh cycle is in process, and the other microprocessor has not requested access, the SEL output corresponding to the active REQ input will go LOW to indicate that access will be granted, but GNT will not go HIGH until the current cycle is completed. After completion of current cycle, and followed by a synchronization period, GNT will automatically become active.


If access to the DRAM is requested by both microprocessors, the initial arbitration stage will determine which processor will be serviced by activating the corresponding \overline{SEL} output. This arbitration takes place irrespective of whether or not a refresh cycle is in progress at the time access is requested. \overline{REQ} contention is arbitrated by internal circuitry sampling the \overline{REQ}_1 and \overline{REQ}_2 inputs on different edges of the CP input: \overline{REQ}_1 is

sampled on the rising edge of the clock and $\overline{\text{REQ}}_2$ is sampled on the falling edge of the same clock. Specially designed CTL flip-flops have been used in this circuitry to eliminate meta-stable states. Again, if a refresh cycle is in progress, the GNT output will not become active until the refresh cycle is completed.

When GNT becomes true on the 'LS764, the A1 – A18 address input signals are latched internally and the A1 – A9 signals are propagated to the MA0 – MA8 output pins. One-half clock cycle is allowed for the address signals to propagate through to the outputs, after which the RAS output is brought valid.

At the next half clock cycle, the A10 - A18 latch outputs on the 'LS764 are selected and propagated to the MA0 - MA9 outputs. The write gate (WG) output becomes valid at this time to indicate the proper time to gate the WRITE signal from the selected processor to the DRAM to perform an EARLY WRITE cycle. One-half clock cycle is again allowed for the A10 - A18 signals to propagate and stabilize. CASEN then becomes valid. CA-SEN can be used as a CAS output or decoded with higher-order address signals to produce multiple CAS signals. Once CASEN is valid, the controller will wait three clock cycles before negating RAS, making a total RAS pulse width of 4 clock cycles. At the time RAS becomes inactive, the DTACK output becomes true to indicate that data on the DRAM data lines is valid, or that the proper access time has been met. DTACK can be used to indicate a valid data transfer acknowledge for processors requiring this signal. All controller output signals will be held in this

BLOCK DIAGRAM



7

DRAM Controller 74LS764

final state until the selected processor withdraws its request by driving its REQ input HIGH. When the request is withdrawn, internal synchronization takes place, the controller output signals become inactive, and any pending access or refresh cycles are serviced.

The refresh cycle commences from internally generated refresh requests. RCP is divided by 64 to produce a refresh request internally.

Refresh requests are arbitrated with SEL outputs in the second stage of arbitration. Refresh always has priority and will be serviced immediately or upon completion of the current access cycle. At the start of a refresh grant, the 9 refresh counter address signals are allowed to propagate to the MAO – MA8 outputs for one-half clock, at which time the RAS signal becomes active for 4 clock cycles, then inactive for 3 clock cycles to meet the RAS precharge requirement of the

DRAMs, at which time the refresh cycle is terminated.

All signal outputs on the 'LS764 have 48mA drivers and proprietary positive edge rate controlling circuitry to reduce reflections when driving DRAMs on a PC board. The outputs are specified to handle up to 256pF without degradation of control and minimal degradation of access time, allowing any one pin to drive 32 devices (8pF load per input).

AC WAVEFORM FOR IMMEDIATE ACCESS (Sequence of events for REQ1 access when no refresh or REQ2 access)



WF11070S

- A' REQ₂ sampled
- A $\overline{\text{REQ}}_1$ sampled $\overline{\text{SEL}}_1$ triggered ($\overline{\text{SEL}}_1$ triggered by $\overline{\text{REQ}}_1$ sample circuitry)
- B GNT triggered (SEL₁ and GNT propagation paths are the same)
 A1 A18 latched (Input address latch triggered by GNT circuitry)
 A1 A9 propagate to MA outputs
- C RAS triggered
- D WG triggered
 A10 A18 selected and progagated to MA outputs
- E CASEN triggered
- F RAS negated DTACK triggered

Product Specification Signetics Logic Products

DRAM Controller 74LS764

SYSTEM CYCLES

The 74LS764 is always in one of the following cycles.

A. IDLE


There is no request pending and the refresh clock has not completed 64 clock cycles since the last refresh request.

B. REFRESH

A refresh request is initiated every 64 refresh clock cycles, unless there is a refresh cycle already in progress. It is a RAS only refresh cycle, derived from the clock (CP).

C. REQUEST₁ This is a memory access cycle for processor 1. It can only be initiated when there is no refresh or request 2 cycle in progress.


D. REQUEST₂ This is a memory access cycle for processor 2. It can only be initiated when there is no refresh or request 1 cycle in progress.




DRAM Controller

74LS764


SYSTEM CYCLES






DRAM Controller 74LS764

TYPICAL APPLICATION WITH 74LS764



74LS764

DRAM Controller



DRAM Controller 74LS764

ABSOLUTE MAXIMUM RATINGS (Over the operating free-air temperature range unless otherwise noted.)

	PARAMETER	74LS764	UNIT
Vcc	Supply voltage	7.0	٧
VIN	Input voltage	-0.5 to +7.0	٧
lin	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	٧
lout	Current applied to output in LOW output state	96	mA
TA	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

	urtra		74LS764			
PARA	MEIEN		Min	Nom	Max	UNIT
Vcc	Supply voltage		4.75	5.0	5.25	٧
V _{IH}	HIGH-level input voltage		2.0			٧
V _{IL}	LOW-level input voltage				+0.7	V
l _{IK}	Input clamp current				-18	mA
Юн	HIGH-level output current				-400	μΑ
	LOWI	V _{OL} = 450mV			24	mA
loL	LOW-level output current	V _{OL} = 650mV			48	mA
TA	Operating free-air temperature		0		70	ů

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

						74LS764		
	PARAMETER	TEST	TEST CONDITIONS ¹				Max	UNIT
.,		V _{CC} = MIN,		±10%V _{CC}	2.4	3.2	2 4 5 .50 5 .50 .7 -1.5	V
V _{OH}	HIGH-level output current	V _{IL} = MAX, V _{IH} = MIN	I _{OH} = -35mA	±5%V _{CC}	2.7	3.4		V
	1000	V _{CC} = MIN,		±10%V _{CC}		.35	.50 .50 -1.5 100 20 -0.6 -35	V
V _{OL}	LOW-level output voltage	V _{IL} = MAX, V _{IH} = MIN	I _{OL} = 60mA	±5%V _{CC}		.35	.50	V
VIK	Input clamp voltage	V _{CC} = MIN, I ₁ = I _{IK}				-0.7	-1.5	V
l _l	Input current at maximum input voltage	$V_{CC} = 0.0V, V_1 = 7.0$	ΟV				100	μА
l _{iH}	HIGH-level input current	V _{CC} = MAX, V _I = 2.	7V				20	μΑ
I _{IL}	LOW-level input current	$V_{CC} = MAX, V_I = 0.$	5V			-0.4	-0.6	mA
I _{RH} ³	HIGH-level reflection current	V _{CC} = MIN, force 2	.4V				-35	mA
I _{RL} ⁴	LOW-level reflection current	V _{CC} = MIN, force 0	.8V		60			mA
lcc	Supply current (total)	V _{CC} = MAX				175	200	mA

OTES

7

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. All typical values are at V_{CC} = 5V, T_A = 25°C.

 I_{RH} is the current necessary to guarantee the LOW to HIGH transition in a 70 Ω transmission line. This output condition results in a current that is approximately one half of the short circuit output current (I_{OS}),

 I_{RL} is the current necessary to guarantee the HIGH to LOW transition in a 70 Ω transmission line.

Signetics Logic Products Product Specification

DRAM Controller 74LS764

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 5.0$ V ± 5 %

				UNIT			
	PARAMETER	TEST	C _L =				
		Constitution	Min	Тур	Max		
f _{MAX}	Maximum Clock Frequency		30	32		MHz	
t _{PLH} t _{PHL}	Propagation delay CP(1) to SEL1		18 18	30 30	38 38	ns	
t _{PLH} t _{PHL}	Propagation delay CP(↓) to SEL ₂		18 18	30 30	38 38	ns	
t _{PLH}	Propagation delay CP(B) to GNT		18	30	38	ns	
t _{PHL}	Propagation delay (Note 1)		18	35	45	ns	
t _{PLH}	Propagation delay CP(B) to MA(Row Address)		15 15	32 32	40 40	ns	
t _{PLH}	Propagation delay CP(F) to RAS		15	30	40	ns	
t _{PHL}	Propagation delay CP(C) to RAS	AC Waveforms	15	32	42	ns	
t _{PLH}	Propagation delay CP(D) to WG	7.6 ************************************	15	28	38	ns	
t _{PHL}	Propagation delay (Note 1)		32	52	62	ns	
t _{PLH} t _{PHL}	Propagation delay CP(D) to MA(Column Address)		15 15	30 30	42 42	ns	
t _{PLH}	Propagation delay (Note 1)		30	48	60	ns	
t _{PHL}	Propagation delay CP(E) to CASEN		15	32	42	ns	
t _{PLH}	Propagation delay CP(F) to DTACK		15	32	40	ns	
t _{PHL}	Propagation delay (Note 1)		34	50	62	ns	
t _{PLH}	Propagation delay CP(transition) to MA(Refresh)		28 28	50 50	62 62	ns	

NOTE:

These delays are with respect to clock edge "G" of the $\overline{\text{REQ}}_1$ or $\overline{\text{REQ}}_2$ access cycle shown on the AC Waveforms.

AC SET-UP AND HOLD REQUIREMENTS

			74L	UNIT	
	PARAMETER	TEST CONDITIONS	C _L = 300pF		
			Min	Max	
t _s (H) t _s (L)	Set-up time, HIGH or LOW REQ ₁ , REQ ₂ to CP		3		ns
t _h (H) t _h (L)	Hold time, HIGH or LOW CP to REQ ₁ , REQ ₂		5 5		ns
t _s (H) t _s (L)	Set-up time, HIGH or LOW A ₁ - A ₁₈ to CP(falling edge)	AC Waveforms	-8** -8**		ns
t _h (H) t _h (L)	Hold time, HIGH or LOW CP(falling edge) to A ₁ - A ₁₈	AC Wavelening	14 14		ns
t _w (H) t _w (L)	CP pulse width, HIGH or LOW		19 18		ns
t _w (H) t _w (L)	RCP pulse width, HIGH or LOW		10 12		ns


NOTES:


^{**} These numbers indicate that the address inputs have a negative set-up time and could be valid 8ns after the falling edge of the CP clock. It is suggested that SEL; be used to enable Address 8us 2 and the opposite polarity of the same be used, instead of SEL1 to enable Address 8us 1. This will insure that set-up time to Address 8us 1 is not violated.

DRAM Controller

74LS764

TEST CIRCUITS AND WAVEFORMS





Test Circuit Simulating RAM Boards

DEFINITIONS

 ${
m R_L}$ = Load resistor to GND; see AC CHARACTERISTICS for value. ${
m C_L}$ = Load capacitance includes jig and probe capacitance;

see AC CHARACTERISTICS for value. $R_T = Termination$ resistance should be equal to Z_{OUT}

of pulse generators.
D = DIODES are IN916, IN3064, or equivalent.

 t_{TLH} , t_{THL} values should be less than or equal to the table entries

 $V_M = 1.3V$ for 74LS; $V_M = 1.5V$ for all other TTL families.

Input Pulse Definition

FARMIN	INPUT PULSE REQUIREMENTS						
FAMILY	Amplitude	Rep. Rate	Pulse Width	t _{TLH}	t _{THL}		
74LS	3.0V	1MHz	500ns	15ns	6ns		

Signetics

74LS765 DRAM Controller

DRAM Dual-Ported Controller Preliminary Specification

Logic Products

FEATURES

- Allows two microprocessors to access the same bank of DRAM
- Replaces 25 TTL devices to perform arbitration, signal timing, multiplexing, and refresh generation
- 9 address output pins allow control of up to 256K DRAMS
- Separate refresh clock allows adjustable refresh timing
- Same as LS764 but without input latch
- 30MHz Maximum Clock rate

DESCRIPTION

The 74LS765 DRAM Dual-Ported Controller is a high speed, clocked dual port arbiter and timing generator that allows two microprocessors, microcontrollers, or any other memory accessing devices to share the same block of memory. The device performs arbitration, signal timing, address multiplexing and refresh, replacing up to 25 discrete TTL devices.

The 'LS765 unlatched option eliminates the address input latch to facilitate use with latched address outputs.

The device is available in a 40-pin plastic DIP or 44-pin PLCC with pinouts designed to allow convenient placement of microprocessors, DRAMs, and other support chips.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS765	45ns	215mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0$ °C to $+70$ °C
Plastic DIP	N74LS765N*
PLCC-44	N74LS765A**

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
REQ ₁ , REQ ₂	Request inputs (active LOW)	1LSUL
СР	Clock input	1LSUL
RCP	Refresh clock input	1LSUL
A1 – A18	Address inputs	1LSUL
GNT	Grant output	60LSUL
SEL ₁ , SEL ₂	Select outputs (active LOW)	60LSUL
DTACK	Data transfer acknowledge output	60LSUL
RAS	Row address strobe (output active LOW)	60LSUL
WG	Write gate output	60LSUL
CASEN	Column address strobe enable output (active LOW)	
MA0 – MA8	Address outputs	60LSUL


NOTE

One 74LS Unit Load (LSUL) is defined as: 20 µA in the HIGH state and 0.4 mA in the LOW state.


DRAM Controller

74LS765

PIN CONFIGURATION



BLOCK DIAGRAM



7

Signetics

74LS1801 Bit Stream Manager

Encoder/Decoder

Product Specification

Logic Products

DESCRIPTION


The 74LS1801 Encoder/Decoder (Figure 1) supports disk drive and data communications devices that require fast and reliable data separation capabilities. Although ideally suited for use with the 74LS1802 Serializer/Deserializer, the 74LS1801 is a flexible device which can be implemented in a variety of design applications.


Encoding is possible in FM, MFM, or Differential Manchester formats, making the 74LS1801 invaluable in designs requiring single density disk recording, double density disk recording, or in data communications applications. Included on-chip is a phase-comparator which can be bypassed; this feature is particularly useful in applications that use a complete external phase lock loop.

FEATURES

- Data rates up to 10MHz
- FM, MFM, and Differential Manchester encoding/decoding
- Precompensation in MFM write mode
- Built-in phase comparator
- Single 5-volt power supply
- Selectable encoding violation generation/detection formats

PIN CONFIGURATION





PIN DESCRIPTION

			PIN NO.	IDENTIFIER	DESCRIPTION
	PD VCO	1 24 vcc 2 23 FU	10	INDX	INDeX – an input that designates the missing clock pattern to be generated during the write mode; in the read mode, determines which data/clock pattern must be recognized as an address mark (Table 2, 3).
	XTAL	3 22 NORML	11	RAWDI	RAW Data In - a shaped data pulse derived from RAWDO. RAWDO is normally tied directly to RAWDI.
	GND MSCLK RXDAT PRCMP	74LS1801 19 PRCLK	12	RAWDO	RAW Data Out – a shaped data pulse derived from RDDAT that can be processed through an external phase lock loop. RAWDO is normally tied directly to RAWDI.
	INDX RAWDI RAWDO	10 15 CLK 11 14 LATE	13	EARLY	Modifies clock rate with respect to crystal reference when early precompensation is desired.
	NAWDO	III EAHLY	14	LATE	Modifies clock rate with respect to crystal reference when late pre-compensation is desired.
			15	CLK	CLocK - Clock input equal to the frequency of NRZ data.
PIN NO.	PD PD	Pump Down – an output from the phas comparator that indicates the frequency of	1	RDDAT	ReaD DATa – an input of encoded serial data (MFM, FM, or Differential Manchester) that is to be converted to NRZ data.
		an external VCO is too high as compared t	17	WRDAT	WRite DATa – an output of encoded serial data (FM, MFM, or Differential Manchester) derived from NRZ data.
2	vco	Voltage Controlled Oscillator – an input use as a phase reference for the encoded rea data (RDDAT).	d 18	SYNC	SYNChronization output – when active low, indicates recognition of valid encoding violation in the RDDAT.
3	XTAL	An input used to synchronize the 74LS180 during write mode; the crystal frequency twice the serial data rate.		PRCLK	PRecompensation CLocK – an output used to excite an external delay line.
5	D0 D1	Mode Select - inputs designating the formation (FM, MFM, Differential Manchester) of serial I/O data that is to be encoded or decoded	d i	TXDAT	Transmit Data - an input of NRZ data that is to be encoded to FM, MFM, or Differential Manchester data.
6	GND	Ground.	21	RD/WR	ReaD/WRite - an input designating mode of
7	MSCLK	MiSsing CLocK - missing clock bits ar generated/detected in the data stream depending upon the state of this input (Table 2, 3).	1	NORML	operation: when high, a read is indicated; when low, a write is indicated. NORMaL - a clock input that is used when no precompensation is desired.
8	RXDAT	Receive DATa - an output consisting of NRZ data decoded from MFM, FM, of Differential Manchester data.		PŪ	Pump Up – an output from the phase comparator that indicates the frequency of an external VCO is too low as compared to RDDAT.
9	PRCMP	PReCoMP – an input that allows precompensation of MFM encoded data.	24	V _{CC}	Supply voltage.

7

FUNCTIONAL OPERATION

The 74LS1801 Encoder/Decoder serves to translate data between disk drive or data communications devices and the 74LS1802 Serializer/Deserializer (or comparable device). Information entering or leaving the Serializer/Deserializer interface is in the form of standard NRZ data and can be encoded to (or decoded from) one of three popular formats:

- Frequency Modulation (FM) single density disk recordings.
- Modified Frequency Modulation (MFM) double density disk recordings.
- Differential Manchester data communications applications.

Read/Write and Format Control

The operational mode of the 74LS1801 is dictated by the RD/ \overline{WR} input: when low, a write (encode) is indicated; when high, a read (decode) is designated. In either mode, the format of data being decoded or encoded is controlled by the states of D0 and D1 inputs as shown below:

Table 1. Format Control

D0	D1	RESULTING FORMAT
L	L	MFM
Н	L	FM
L	Н	Differential Manchester

Following are discussions of the encoding and decoding functions of the 74LS1801, and the timing requirements necessary for accurate data transmittal.

Encoding Logic

When in the encode mode, NRZ data is input via the TXDAT input and, after about a three bit delay, is output on WRDAT. As described, output format is dependent on the states of D0 and D1. Address marks are distinguished from data by deleting clock pulses within the character.

These "missing clocks" are generated within the byte following a preamble of either all 0's (MFM and FM format) or all 1's (Differential Manchester format). As described in Table 2, clocks are eliminated according to inputs INDX, MSCLK, and the specified encoding format.

When encoding data in the MFM format, MSCLK may be enabled during preamble generation and up to the beginning of an address mark. MSCLK can then be disabled during the byte following an address mark, or before the final bit of a four bit series in which the first two bits are 0's (e.g., before the final 0 in 0010). In applications utilizing consecutive A1 characters (such as in the case of floppy disk soft-sectored formats), MSCLK

Table 2. Missing Clocks

MSCLK	MSCLK INDX FORMAT					RESULTING CLOCK PATTERN Bit Cell Numbers:					
			0	1	2	3	4	5	6	7	
L	Н	FM			V	٧	V				
L	L	FM			٧		٧				
L	Н	Differential Manchester	V	٧		٧	٧				
L	L	Differential Manchester	٧	٧			٧				
L	X	MFM	2n	d of	3 clo	cks n	nissin	g			

NOTES:

- X = Don't care
- V = Missing Clock

Table 3. Address Mark Identification Requirements in Decode Mode

MSCLK	INDX	CONDITIONS FOR ACTIVE SYNC OUTPUT
Н	X	First "1" bit after preamble
L	н	A1 ₁₆ with missing clocks
L	L	Any byte with missing clocks

would remain active until the beginning of the byte following the A1 series.

The 74LS1801 also provides pre-compensation capabilities when encoding data in the MFM format. Activating the PRCMP signal (low) synchronizes output data according to a clock input provided on one of three inputs: EARLY – a clock shifted early in time, LATE – a clock shifted late in time, or NORML – a clock provided when no precompensation is needed. These inputs are supplied by an external delay line which, in turn, is excited by the PRCLK output (see Typical System Configuration, Figure 2.)

When encoding in FM or Differential Manchester formats, missing clocks are only generated in the first byte following a preamble of zeroes. The most significant bit of this byte must be a "1"; for example, address marks F8, FB, FC, or FE. MSCLK may be enabled up to the beginning of an address mark; once an address mark has been transmitted, it is not necessary to disable MSCLK.

Decoding Logic

In the decode mode, data (MFM, FM, or Differential Manchester) is input via the RDDAT input and, after an eleven bit delay, is output as NRZ data on RXDAT. As described above, input format is defined by the states of D0 and D1. In the MFM format, a minimum preamble length of 34 bits is required to allow for phase synchronization and location of an address mark; when in FM or Differential Manchester mode, a minimum length of 18 bits is required. After a preamble has been recognized, the 74LS1801 searches for an address mark. When an address mark is identified, the SYNC output becomes active low, and alerts the 74LS1802 of incoming data. Rules for positive address mark identification are described below and summarized in Table 3.

When MSCLK is inactive, SYNC is activated on the first "1" data bit following a preamble of zeroes (MFM and FM) or 1's (Differential Manchester). Data is contained in the byte following this bit.

If MSCLK is active, the byte following a preamble of all zeroes is checked for the required missing clocks (Table 3) and if detected, SYNC is activated.

PHASE LOCK LOOP AND DATA SEPARATION LOGIC

Data/clock separation logic requires a clock pulse that is synchronous with read data (RDDAT); to create this signal, the 74LS1801 employs a Phase Lock Loop. In its simplest form, the PLL consists of an internal phase comparator, an external low pass filter and ar external voltage controlled oscillator (VCO) Output from the VCO is continuously fed back to the phase compare circuit and contrasted with data read from the disk or communications device (RDDAT). A difference in phase is represented as one of two quantized outpu pulses: Pump Up indicates VCO frequency is too low, whereas Pump Down indicates tha the VCO frequency is too high. The resulting output (PU or PD) is then processed by a low pass filter which outputs a DC voltage propor tional to the phase deviation. Accordingly, the VCO frequency is precisely serviced to the rate at which data was recorded. The 74LS1801 provides the capability to bypas: internal phase compare logic; a typical appli cation of this feature would be in design: implementing a complete external PLL






Figure 3 illustrates this application and is discussed below.

RAW Data Out is a shaped data pulse derived directly from RDDAT. In MFM and FM modes, output is generated from the falling edge of RDDAT: in Differential Manchester mode, output is generated from both rising and falling edges. RAW Data In is a shaped data pulse derived from RAWDO and is used in internal data separation logic. The falling edge of RAWDI must be in phase with the falling edge of the VCO. RAWDI is normally tied directly to RAWDO.




74LS1801


CLOCK CYCLE



READ CYCLE



OTHER TIMING




7

Bit Stream Manager

74LS1801

WRITE CYCLE TIMING



74LS1801

ABSOLUTE MAXIMUM RATINGS

PIN	DESCRIPTION	RATING	UNIT
V _{CC}	Supply voltage	+7.0	V
All other pins	All other pins Logic input pins		V

DC ELECTRICAL CHARACTERISTICS $V_{CC} = 5V \pm 5\%$; TA = 0°C to +70°C

PARAMETER		LIMITS		.IMITS			
		TEST CONDITIONS	Min Typ		Max	UNIT	COMMENTS
V _{TH}	Input threshold voltage		0.8		2.0	v	
V _{CD}	Input clamp diode voltage	I _N = -18mA			-1.2	v	
I _{IL}	Input low current	V _{IN} = 0.4V			-20	μА	
Іін	Input high current	V _{IN} = 2.7V			20	μА	
l ₁	Max input high current	V _{IN} = 5.5V			100	μΑ	
V _{OL}	Output voltage low	I _{OL} = 8mA I _{OL} = 20mA			0.5 0.5	V	Pins 8, 12, 15, 17, 18, 19 Pins 1, 23
V _{OH}	Output voltage high	$V_{CC} = 4.5V$ $I_{OH} = 400 \mu A$ $I_{OH} = 1 m A$	2.5 2.5			V	Pins 8, 12, 15, 17, 18, 19 Pins 1, 23
los	Output short circuit current	V _{out} = 0 V _{out} = 1	-15 -15		-100 -100	mA mA	Pins 8, 12, 15, 17, 18, 19 Pins 1, 23
Icc	Supply current				184	mA	

AC ELECTRICAL CHARACTERISTICS

	PECCHIPTION		LIMITS (in ns)			
PARAMETER	DESCRIPTION	Min	Тур	Max		
t _{PW}	CLK pulse width	100				
t _{PWL}	CLK low time	50				
tpWH	CLK high time	50				
t _X	XTAL cycle time	50				
t _{XH}	XTAL high time	25				
t _{XL}	XTAL low time	25				
t _{RWS}	RD/WR set-up to ↑CLK	0				
t _{DS}	D0, D1 set-up to RD/WR	0				
t _{IXS}	MSCLK, INDX set-up to ↑CLK		35.2			
tsyn	↓SYNC to ↓CLK	2		l		
t _{RXD}	↓CLK to RXDAT valid			4		
t _{DH}	RD/WR to D0, D1 hold	. 0				
tSYND	RD/WR to SYNC inactive delay			36.4		
tRAOD	↓RDDAT to ↓RAWDO delay	1	29.2	1		
t _{RPIL}	RAWDI pulse width	20*				
t _{RPWL}	RAWDO pulse width			40*		
twomp	TXDAT to WRDAT (DM)			t _{PW} + 41.2		
t _M	↑CLK to WRDAT delay		41.2			
t _{RAWD2}	↑RDDAT to ↓RAWDO delay	[32.2			

74LS1801

AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	DESCRIPTION		LIMITS (in ns)			
PARAMETER	DESCRIPTION	Min	Тур	Max		
t _{DA2}	DATA bit duration		23.0			
t _{IXH}	↑CLK to MSCLK, INDX hold		14.8			
t _{PRS}	PRCMP set-up to TCLK			0		
t _{TXS}	TXDAT set-up to TCLK		85.2			
t _{TXH}	TXDAT hold time		14.8			
t _{WDD}	TXDAT to WRDAT clock delay (FM data)	İ	t _{PW} + 36.3			
t _D	↑CLK to clock delay (FM data)		36.3			
t _{C1}	Clock bit duration (FM)		19.0			
t _{R1}	Clock & data bit separation		31.0			
t _{DA1}	Data bit duration (FM)		19.0	•		
t _{XTD1}	↑XTAL to ↑CLK delay	į.	35.2	-		
t _{XTD2}	↑XTAL to ↓CLK delay		32.2			
t _{PRD1}	↓XTAL to ↑PRCLK delay		26.3			
t _{PRD2}	↑XTAL to ↓PRCLK delay		28.3			
tELND1	PRCLK to Early, Late, Normal rising edge	½ tpw		1/4 tpw		
tELND2	↓PRCLK to Early, Late, Normal falling edge	1/4 t _{PW}		0		
twMDD2	TXDAT to WRDAT data delay (MFM)			3.5 x t _{PW}		
twmDD1	TXDAT to WRDAT clock delay (MFM)	1		3.0 x t _{PW}		
t _{CLK}	Early, Late, Normal falling edge to clock bit delay (MFM)		12.1			
t _{C2}	Clock bit duration (MFM)		23.0			
tDAT	Early, Late, Normal falling edge to data bit delay (MFM)		12.1			

^{*}Tabular entries with an asterisk are parameters that are guaranteed at the values listed; these values were determined either by system bench testing or by Signetics' characterization procedures. All other tabular entries are taken directly from simulation results run at range of operational frequencies; these values are not tested or guaranteed.

Signetics

74LS1802 Bit Stream Manager

Serializer/Deserializer
Product Specification


Logic Products

DESCRIPTION


The 74LS1802 Serializer/Deserializer (Figure 1) incorporates speed, flexibility, and proven ISL technology into a general-purpose device that performs many of the functions necessary for the implementation of a disk or communications controller. On-chip serializing/deserializing, programmable ECC and CRC operation, and bit comparison logic (useful for address-mark or header comparisons) make for a truly versatile device. A selectable 8- or 16-bit data bus and associated control lines allow for a DMA interface which requires little external hardware - a minimum system may be easily built with a microcontroller, a DMA controller, a RAM buffer, disk control lines and interface logic.

FEATURES

- Data rates up to 10MHz
- Selectable CRC-16 or CRC-CCITT polynomials
- Full Duplex operation with CRC/ ECC on receive data
- Programmable ECC polynomial register
- Programmable control register
- On-chip bit comparator
- 8- or 16-bit selectable data bus
- 48-pin DIP



PIN CONFIGURATION



7

Bit Stream Manager

74LS1802

PIN DESCRIPTION

				PIN NO.	IDENTIFIER	DESCRIPTION
	DAT 14 [<u> </u>	48 V ₈₈	27	NC	Not connected.
	GNO [NC [DAT 13 [DAT 12 [3 4 5	47 DAT 15 46 RXDAT 45 CALC/SHIFT 44 RXI/TXI	28 32	RSELO, RSEL1	Register SELect — inputs that designate which input register (Control Register, Transmit Hold Register or ECC Polynomial Register) is to be written into.
	DAT 10 [DAT 9 [DAT 8 [7	43 INCLK 42 TXCLK 41 TXDAT 40 8/16	29	ਟਙ	Chip Select – when active low, this input enables READ and WRITE lines for data transactions.
	DAT 7 [SYNC [DAT 6 [BIALIZE BIALIZE	40) 8/16 39) OMARQ 38) GND 37) ECC/CRC	30	READ	When active low, this input enables data transfer from the Receive Hold Register onto the Data Bus.
	GND [13 15 N	36 FLAG	31	NC	Not connected.
-	DAT 5 [DAT 4 [DAT 3 [35) EQUAL 34) DATERR 33) ZEROS	33	ZEROS	When active low, this output indicates that both bits under comparison are in 0 state and vice versa.
	DAT 2 [NC [DAT 1 [18	32 RSEL1 31 NC 30 READ 29 CS	34	DATERR	DATa ERRor - when active low, this output indicates that an ECC/CRC error has been detected.
	CALCEN [21 22	28 ASELO 27 NC 26 GND	35	EQUAL	When active low, this output indicates that both bits in the bit comparator are in the same state.
	Vcc [1	EQEN CD008308	36	FLAG	An active low output pulse generated every 8- or 16-bits; FLAG indicates that data is available in receive mode or is requested in transmit mode.
PIN NO. 1, 4–10	DATO - DAT15	DATa Bus	DESCRIPTION bidirectional, tri-state lines that	37	ECC/CRC	When this input is low, the 32-bit ECC circuit is selected; when high, the 16-bit CRC circuit is selected.
12, 14–17 19–20, 47			serialized/deserialized data, ECC polynomial information.	38	GND	Ground.
2	GND	Ground.		39	DMARQ	DMA ReQuest – when active low, this output
3 11	NC SYNC		zation Input - active low;		-	indicates that data is available either in receive mode or is requested in transmit mode. (See control register description.)
			the 74LS1801 in the receive enerated externally for transmit	40	8/16	When low, this input designates 16-bit operation; when high, 8-bit operation is selected.
13	GND	Ground.		41	TXDAT	Transmit Data - NRZ transmit data.
18 21	NC CALCEN	Not connecte	ed. Nable – when active low, this	42	TXCLK	Output clock with frequency equal to receive and transmit data.
	,	input enables	is the error detection circuit to inpare CRC check bits for data	43	INCLK	Input clock with frequency equal to receive and transmit data.
22	RESET	When active	low, this input clears the Data r and the DMARQ output.	44	RXI/TXI	When low, this input designates transmit mode; when high, receive mode is selected.
23	WRITE	When active the Data B	low, this input latches data on us into the Transmit Hold Control Register, or the ECC	45	CALC/SHIFT	When low, this input causes the error detection circuit to generate the syndrome bytes. At the end of a data or ID field, CALC/SHIFT is forced high to shift out check bits (transmit mode), or compare
24	V _{CC}	Supply voltag	je.			these bits with received check bits (receive
25	EQEN		e - when active low, this input EQUAL output.	46	RXDAT	mode). Receive data - NRZ receive data.
26	GND	Ground.		48	V _{BB}	Supply voltage for internal circuits.

74LS1802

FUNCTIONAL OPERATION

As shown in Figure 1, data I/O is facilitated by either an 8- or 16-bit bus. A high at 8/16 input puts the 74LS1802 into an 8-bit mode; when low, a 16-bit mode is indicated. Incoming data on the bus takes one of three forms: transmit data to be serialized, ECC polynomial specification data, or control register information. The 74LS1802 is informed of the type of input data through the RSEL0 and RSEL1 inputs, and as shown in Table 1, data is placed in one of three registers:

Table 1. Input Data Register Designations

	RSEL0	RSEL1	REGISTER NAME				
	L	H	Cont Reg				
	Н	L	Xmit Hold Reg				
i	н	Н	ECC Polyn Reg				

Control Register

...

The Control Register shown in the accompanying diagram is a 5-bit register which can be programmed to implement the following modes/functions.

MSB				LS
Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Where,				
	Bit 0	= LED	GE/TED	GE
	Bit 1	= ECC	PRESE	Т
	Bit 2	= CRC	PRESE	Т

= EQUAL/LATCH

= CRC16/CRC-CCITT

Bit 4 = \overline{C}

Bit 3

The falling edge of DMARQ indicates to an external DMA device to perform a Read or a Write. If the LEDGE/TEDGE bit is set to 0, DMARQ is terminated by the rising edge of READ or WRITE; when this bit is set to 1, DMARQ is terminated by the falling edge of READ or WRITE.

Bit 1 (ECC PRESET)

The ECC shift register must be preset to either all 0's or all 1's to be compatible with existing systems. When the ECC PRESET bit is set to 0, the ECC shift register is preset to 1's. When set to 1, the shift register is set to 0's.

Bit 2 (CRC PRESET)

To be compatible with existing systems, the CRC shift register must be preset to either all 0's or all 1's. For example, IBM 3740 and SYSTEM 34 compatible floppy disks require that the CRC shift register be preset to 1's, while Intel ISIS compatible disks require that this register be set to 0's. When the CRC PRESET bit is set to 0, the CRC shift register is preset to 1's; when set to 1, this register is set to 0's.

Bit 3 (EQUAL/LATCH)

The EQUAL output indicates the status of an internal bit-comparator. When the EQUAL/LATCH bit is set to 0, EQUAL reflects the status of the bit comparator on a per-bit basis. When set to 1, EQUAL is latched on the first miscompare between receive and transmit data – this condition is cleared (i.e., EQUAL is returned to a high state) when SYNC goes high.

Bit 4 (CRC16/CCITT)

When set to 0, the CRC circuit selects the standard CRC-16 polynomial ($X^{16} + X^{15} + X^2 + 1$); when set to 1, the standard CRC-CCITT polynomial ($X^{16} + X^{12} + X^5 + 1$) is selected.

Transmit Hold Register

The main function of the Transmit Hold Register is to hold a byte/word in reserve, ready for transmission.

Before data is transmitted, it is loaded into the Transmit Hold Register. SYNC is externally activated to start the transmit process. This in turn activates FLAG, and DMARQ. Generation of FLAG and DMARQ indicates that the contents of the Transmit Hold Register have been loaded into the Data Shift Register. Hence, the next byte/word of data should be loaded into the Transmit-Hold Register.

ECC POLYNOMIAL REGISTER

This register is composed of 32 bits, each bit representing an X-term. It is selected by writing a one to the appropriate bit. An ECC polynomial is loaded by writing four consecutive bytes (least significant byte first) into the register. Thus the polynomial $X^{32} + X^{23} + X^{21} + X^{11} + X^{8} + X^{2} + 1$ would be programmed as follows:

BYTE NO.	DATA							
BITE NO.	MS	В					ı	.SB
	D7							D0
1	0	0	0	0	0	1	0	Χ
2	0	0	0	0	1	0	0	1
3	1	0	1	0	0	0	0	0
4	0	0	0	0	0	0	0	0

X = Don't care

with X⁰ and X³² set to 1 by default.

ADDRESS MARK OR HEADER COMPARISONS

A bit comparator in the 74LS1802 compares one bit of received data with one bit of transmitted data; two status lines, $\overline{\text{EQUAL}}$

and ZEROS, reflect the result of the comparison. When active low, EQUAL indicates both bits are in the same state, while ZEROS indicates the status of the bits under comparison. In this mode the chip is operating in a full duplex mode with CRC/ECC being performed on the receive data.

EQUAL can be used to detect a specific address mark or disk header. The expected header to be identified is loaded into the Transmit Hold Register, and RXI/TXI is set low for transmit mode. The SYNC input originates from the 74LS1801 Encoder/Decoder, and when active low, indicates that data following a preamble of 0's may be an address mark (see 74LS1801 Decoding Logic). Thus, EQUAL and ZEROS reflect the actual status of the bit comparator when SYNC is active low; when SYNC is inactive high, EQUAL and ZEROS are held active. Note that SYNC must be reset at the end of a header in preparation for a following read or write.

As specified by the EQUAL/LATCH Bit in the Control Register, the bit comparator operates in one of two modes. When the control bit is 0, EQUAL reflects the status of the bit comparator on a per-bit basis. When the control bit is 1, EQUAL is latched on the first miscompare between received and transmitted data and stays in this mode until SYNO becomes inactive high.

TRANSMITTING DATA

To transmit data, several initializations must take place: RXI/TXI must be held low to indicate a transmit operation, ECC/CRC is set to the appropriate state, and CALC/SHIFT must be held low to put the ECC/CRC circuit into "calculate mode." After the first byte/word of data has been loaded into the Transmit Hold Register, SYNC must be externally activated (low) to begin the transmit process. Activating SYNC forces the FLAG and DMARQ lines to go active, after which the next byte/word of data may be loaded into the device. Thereafter, FLAG and DMARQ will go active every 8 or 16 bits to request more data.

CALCEN may be activated to enable the ECC/CRC circuit before the start of the byte that is to be included in the ECC/CRC calculations. While the last byte of the data or header field is being shifted-out, CALC/SHIFT must be forced high, causing the ECC/CRC check bits to be shifted out after the data. As a result, SYNC must be held active low for at least 32 bits (ECC) or 16 bits (CRC) following the last bit of the data field. Typical timing for a transmit operation is shown in Figure 2.

74LS1802

RECEIVING DATA

Several conditions must be fulfilled before a receive operation takes place. RXI/TXI is held high to indicate a receive operation. ECC/CRC is set to the appropriate state, and CALC/SHIFT is held low to put the ECC/CRC circuit into "calculate mode." If the address mark is to be included in ECC/CRC calculations, CALCEN may be activated low at this time. Once these conditions have been fulfilled, receive data can be enabled.


When SYNC is activated, a counter circuit sets up either 8- or 16-bits of data and generates active FLAG and DMARQ outputs to indicate data available in the Receive Hold Register. This continues until SYNC becomes high.


While the last byte of data is being received CALC/SHIFT must be forced high to put the ECC/CRC circuit into "checkmode" at the beginning of the next byte. At this time, check bits on receive data are compared to check bits appended to the end of the data field; if

the two groups of bits do not match, DATERR is activated. DATERR is latched internally and is cleared when SYNC goes inactive.

Note that SYNC must be held active until all check bits (32 for ECC, 16 for CRC) have been compared. The result of the bit comparison is held in the Receive Hold Register. If no error occurred, the Receive Hold Register will be set to 0's, otherwise these bytes are used in the correction process.


Typical timing for a header comparison (with CRC) is shown in Figure 3.






74LS1802

READ CYCLE TIMING




WRITE CYCLE TIMING




74LS1802

CLOCK CYCLE TIMING




OTHER TIMING



74LS1802


TRANSMIT, CRC/ECC CALCULATE AND SHIFT TIMING



Bit Stream Manager

74LS1802

RECEIVE, ECC/CRC CALCULATE AND RECEIVE TIMING



Bit Stream Manager

74LS1802

ABSOLUTE MAXIMUM RATINGS

PIN	DESCRIPTION	RATING	UNIT
V _{CC}	Supply voltage	+7.0	٧
All other	Logic input pins	5.5	٧

DC ELECTRICAL CHARACTERISTICS $V_{CC} = 5V \pm 5\%$

	ADAMETED	TEST CONDITIONS		LIMITS			004445470		
	PARAMETER	TEST CONDITIONS	Min	Тур	Max	UNIT	COMMENTS		
V _{CD}	Input clamp diode voltage	I _{IN} = 18mA			-1.5	v			
V_{TH}	Input threshold voltage		0.8		2.0	· v			
I _{IL}	Input low current	V _{IN} = 0.4V			-20	μΑ			
liн	Input high current	V _{IN} = 2.7V			20	μΑ			
l ₁	Max input high current	V _{IN} = 5.5V			100	μΑ			
V _{OL}	Output low voltage	I _{OH} = 8mA			0.5	v			
V _{OH}	Output high voltage	$I_{OL} = -400 \mu A$	2.7			v			
los	Output short circuit current	V _{OUT} = 0V	-15		-100	mA			
Icc	Power supply current (buffers)				75	mA			
I _{BB}	Power supply current (gates)				260	mA			

7

Bit Stream Manager

74LS1802

AC ELECTRICAL CHARACTERISTICS (all time in nanoseconds)

DADAMETER		LIMITS					
PARAMETER	DESCRIPTION	Min	Тур	Max			
t _{PWH}	INCLK High time	50					
t _{PWL}	INCLK Low time	50					
t _{tpwH}	TXCLK High time	50					
t _{tpwL}	TXCLK Low time	50					
tpwe	EQUAL, ZEROS High time		tpw				
fw	FLAG Low time		98				
t _{RW}	RESET Low time		50				
twew	WR Pulse width		50				
t _{RPW}	RD Pulse width		100				
t _{PW}	INCLK Cycle time	100	1				
tcss	CS set-up to ↓WR and ↓RD	0					
tASS	RSELO, RSEL1 8/16 set-up to ↓RD and ↓WR		35				
t _{SETS}	RESET set-up to ↓RD, ↓WR		52				
t _{DTS}	DAT0 - DAT15 set-up to TWR		35				
tsys	SYNC set-up to TINCLK		½ t _{PW}				
	RX/TX, ECC/CRC, CALC/SHIFT, CALCEN, EQEN set-up to						
tCAS	TINCLK		t _{PW}				
t _{FD}	TINCLK to ↓FLAG delay		2				
t _{DS}	RXDAT VALID TO TINCLE		1/2 tpw				
t _{RDD1}	↓RD to ↑DMARQ		86				
t _{RDD2}	↑RD to ↑DMARQ		81				
t _{SFD1}	TINCLK to ↓FLAG		t _{PW} + 2				
t _{ED}	TINCLK to TEQUAL, ZEROS delay		t _{PW} + 91				
t _{TD1}	TINCLK to ↓TXCLK		46				
t _{TD2}	↓INCLK to ↑TXCLK		33				
t _{RSH}	↑RD. ↑WR to CS hold	0					
t _{CSH}	TRD, TWR to RSELO, RSEL1, 8/16 hold		19				
t _{DTH}	TWR to DATO - DAT15 hold		150				
t _{FWH}	↓FLAG to ↓WR	0					
t _{CAH}	↓FLAG to CALC/SHIFT, EQUEN, CALCEN, ECC/CRC, RX/TX hold	0					
tDAD	↓RD to DAT0 - DAT15 valid		59				
t _{IRD}	TINCLK to ↓DATERR		7				
t _{TVD}	↑INCLK to TXDAT valid		49				
topp	↑RD to DAT0 - DAT15 changing		50				
terro	SYNC to DATERR		44				
t _{DH}	INCLK to RXDAT hold		1/2 t _{PW}				
t _{FRH}	↓FLAG to ↓RD	0	/2 4FW				
tsyn	FLAG to SYNC hold	0					
tsp	↑SYNC to ↓EQUAL	•	76				
t _{FDD}	↓FLAG to ↓DMARQ delay		12				
t _{WDD1}	√WR to ↑DMARQ delay		86				
t _{WDD2}	↑WR to ↑DMARQ delay		81				
tSFD2	↑INCLK to ↓FLAG		9 tpw +2				
3102			1 3 1944 . 2				

NOTE:

All tabular entries are taken directly from simulation. No values are tested or guaranteed.

Signetics

74LS1811 Bit Stream Manager

Encoder/Decoder
Preliminary Specification

Logic Products

DESCRIPTION


The 74LS1811 Encoder/Decoder (Figure 1) supports disk drive and data communications devices that require fast and reliable data separation capabilities. Although ideally suited for use with the 74LS1812 Serializer/Deserializer, the 74LS1811 is a flexible device which can be implemented in a variety of design applications.


Encoding is possible in FM, MFM, or Differential Manchester formats, making the 74LS1811 invaluable in designs requiring single density disk recording, double density disk recording, or in data communications applications. Included on-chip is a phase-comparator which can be bypassed; this feature is particularly useful in applications that use a complete external phase lock loop.

FEATURES

- FM, MFM, and Differential Manchester encoding/decoding
- Precompensation in MFM write mode
- Built-in phase comparator
- Single 5-volt power supply
- Selectable encoding violation generation/detection formats
- Data Rates:
 - FM 16MHz
 - MFM 20MHz
 - DM 20MHz

PIN CONFIGURATION





January 1986 7-36

Sianetics

74LS1812 Bit Stream Manager

Serializer/Deserializer Preliminary Specification


Logic Products

DESCRIPTION


The 74LS1812 Serializer/Deserializer (Figure 1) incorporates speed, flexibility, and proven ISL technology into a general-purpose device that performs many of the functions necessary for the implementation of a disk or communications controller. On-chip serializing/deserializing, programmable ECC and CRC operation, and bit comparison logic (useful for address-mark or header comparisons) make for a truly versatile device. A selectable 8- or 16-bit data bus and associated control lines allow for a DMA interface which requires little external hardware - a minimum system may be easily built with a microcontroller, a DMA controller, a RAM buffer, disk control lines and interface logic.

FEATURES

- Data rates up to 30MHz
- Selectable CRC-16 or CRC-CCITT polynomials
- Full Duplex operation with CRC/ ECC on receive data
- Programmable ECC polynomial register
- Programmable control register
- On-chip bit comparator
- 8- or 16-bit selectable data bus
- 48-pin DIP or 68-pin PLCC



PIN CONFIGURATION



13 DAT 9

14 15 DAT 8

19 GND

20 21

NC 16 17 18 DAT 7

SYNC

DAT 6

DAT 5

DAT 4

36 EGEN

42 NC

43

44

RSELO

READ

NC NC NC RSEL1

CS

59

60

63 RXI/TXI

65

HCOMPARE

CALC/SHIFT

NC INCLK 62

RXDAT 66

NC DAT 15

Signetics

2960 Error Detection and Correction (EDC) Unit

Product Specification

Logic Products

FEATURES

- Boosts Memory Reliability Corrects all single-bit errors.
 Detects all double and some triple-bit errors. Reliability of dynamic RAM systems is increased more than 60-fold.
- Very High Speed Perfect for MOS microprocessor, minicomputer and mainframe systems.
 - Data in to error detect: 32ns worst case.
 - Data in to corrected data out: 65ns worst case.
- High performance systems can use the Signetics EDC in the check-only mode to avoid memory system slowdown.
- Replaces 25 to 50 MSI chips All necessary features are built-in to the Signetics 2960, including

diagnostics, data in, data out and check bit latches.

- Handles Data Words From 8 to 64 Bits — The Signetics 2960 is cascadable: 1 EDC for 8 or 16 bits, 2 for 32 bits, 4 for 64 bits.
- Easy Byte Operations Separate byte enables on the data out latch simplify the steps and cuts the time required by byte writes.
- Built-In Diagnostics The processor may completely exercise the EDC under software control to check for proper operation.


DESCRIPTION

The Signetics 2960 Error Detection and Correction Unit (EDC) (Figure 1) contains the logic necessary to generate check bits on a 16-bit data field accord-

ing to a modified Hamming Code, and to correct the data word when check bits are supplied. Operating on data read from memory, the EDC will correct any single bit error and will detect all double and some triple bit errors. For 16-bit words, 6 check bits are used. The 2960 can be expanded to operate on 32-bit words (7 check bits) and 64-bit words (8 check bits). In all configurations, the device makes the error syndrome available on separate outputs for data logging.

The Signetics 2960 also features two diagnostic modes, in which diagnostic data can be forced into portions of the chip to simplify device testing and to execute system diagnostic functions.

The product is supplied in a 48 lead hermetic DIP package and a 48-pin plastic package.




7

Error Detection and Correction (EDC) Unit

2960

2960 PACKAGE AND PIN DESIGNATIONS



PIN DESCRIPTION

PIN NO.	IDENTIFIER	FUNCTION
1	Correct	Correct input: When HIGH this signal allows the correction network to correct any single-bit error in the Data input Latch (by complementing the bit-in-error) before putting it onto the Data Output Latch. When LOW the EDC will drive data directly from the Data input latch to the Data Output Latch without correction.
2 - 5 9 - 12 14 - 17 20 - 23	DATA ₁₅₋₁₂ DATA ₁₁₋₈ DATA ₇₋₄ DATA ₃₋₀	16 Bidirectional Data Lines: They provide input to the Data Input Latch and Diagnostic Latch, and receive output from the Data Output Latch. DATA ₀ is the least significant bit; DATA ₁₅ is the most significant.
6	LE IN	Latch Enable: Data Input Latch. Controls latching of the input data. When HIGH the Data input Latch and Check Bit Input Latch follow the input data and input check bits. When LOW, the Data Input Latch and Check Bit Input Latch are latched to their previous state.
7	LE DIAG	Latch Enable: Diagnostic Latch. When HIGH the Diagnostic Latch follows the 16-bit data on the input lines. When LOW the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits, and internal control signals for CODE ID ₀₋₂ , DIAG MODE ₀₋₁ , CORRECT and PASS THRU.

PIN DESCRIPTION (Continued)

PIN NO.	IDENTIFIER	FUNCTION
18, 8	OE BYTE 0, OE BYTE 1	Output Enable: Bytes 0 and 1, Data Output Latch. These lines control the 3-state outputs for each of the two bytes of the Data Output Latch. When LOW these lines enable the Data Output Latch and when HIGH these lines force the Data Output Latch into the high impedance state. The two enable lines can be separately activated to enable only one byte of the Data Output Latch at a time.
13	GND	Ground.
19	LE OUT	Latch Enable: Data Output Latch. Controls the latching of the Data Output Latch. When LOW the Data Output Latch is latched to its previous state. When HIGH the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic network. In Correct Mode, single-bit errors are corrected by the network before loading into the Data Output Latch. In Detect Mode, the contents of the Data Input Latch are passed through the correction network unchanged into the Data Output Latch. The inputs to the Data Output Latch are unspecified if the EDC is in Generate Mode.
24, 25 – 30	SC ₁ S ₆ - S ₀	Syndrome/Check Bit Outputs: These seven lines hold the check/partial-check bits when the EDC is in Generate Mode, and will hold the syndrome/partial syndrome bits when the device is in Detect or Correct Modes. These are 3-state outputs.
31	OE SC	Output Enable: Syndrome/Check Bits. When LOW, the 3-state output lines SC ₀₋₆ are enabled. When HIGH, the SC outputs are in the high impedance state.
32	ERROR	Error Detected Output: When the EDC is in Detect or Correct Mode, this output will go LOW if one or more syndrome bits are asserted, meaning there are one or more bit errors in the data or check bits. If no syndrome bits are asserted, there are no errors detected and the output will be HIGH. In Generate Mode, ERROR is forced HIGH. (In a 64-bit configuration, ERROR must be externally implemented.)
33	MULT ERROR	Multiple Errors Detected Output: When the EDC is in Detect or Correct Mode, this output if LOW indicates that there are two or more bit errors that have been detected. If HIGH this indicates that either one or no errors have been detected. In Generate mode, MULT ERROR is forced HIGH (in a 64-bit configuration, MULT ERROR must be externally implemented.)
40, 34 – 35 37 – 39, 41	CB ₀₋₆	Seven Check Bit Input Lines: The check bit lines are used to input check bits for error detection. Also used to input syndrome bits for error correction in 32 and 64-bit configurations.
36	V _{CC}	+5V Power Supply.
42	GENERATE	Generate Check Bits Input: When this input is LOW the EDC is in the Check Bit Generate Mode. When HIGH the EDC is in the Detect Mode or Correct Mode.
		In the Generate Mode the circuit generates the check bits or partial check bits specific to the data in the Data Input Latch. The generated check bits are placed on the SC outputs.
		In the Detect or Correct Modes the EDC detects single and multiple errors, and generates syndrome bits based upon the contents of the Data Input Latch and Check Bit input Latch. In Correct Mode, single-bit errors are also automatically corrected - corrected data is placed at the inputs of the Data Output Latch. The syndrome result is placed on the SC outputs and indicates in a coded form the number of errors and the bit-in-error.
43 – 45	Code ID ₀₋₂	Code Identification Inputs: These three bits identify the size of the total data word to be processed and which 16-bit slice of larger data words a particular EDC is processing.
		The three allowable data word sizes are 16, 32 and 64 bits and their respective modified Hamming codes are designated 16/22, 32/39 and 64/72. Special CODE ID input 001 (ID ₂ , ID ₁ , ID ₀) is also used to instruct the EDC that the signals, CODE ID ₀₋₂ , DIAG MODE ₀₋₁ , CORRECT and PASS THRU are to be taken from the Diagnostic Latch, rather than from the input control lines.
46, 47	DIAG MODE _{0 - 1}	Diagnostic Mode Select: These two lines control the initialization and diagnostic operation of the EDC.
48	PASS THRU	Pass Thru Input: This line when HIGH forces the contents of the Check Bit Latch onto the Syndrome/Check Bit outputs (SC ₀₋₆) and the unmodified contents of the Data Input Latch onto the inputs of the Data Output Latch.

ARCHITECTURAL SUMMARY

The EDC Unit is a powerful 16-bit cascadable slice used for check bit generation, error detection, error correction and diagnostics.

As shown in Figure 1, the device consists of the following:

- Data Input Latch
- Check Bit Input Latch

- Check Bit Generation Logic
- Syndrome Generation Logic
- Error Detection Logic

2960

Table 1. Hamming Code and Slice Identification

CODE ID ₂	CODE ID ₁	CODE ID ₀	HAMMING CODE AND SLICE SELECTED					
0	0	0	Code 16/22					
0	0	1	Internal Control Mode					
0	1	0	Code 32/39, Bytes 0 and 1					
0	1	1	Code 32/39, Bytes 2 and 3					
1	0 '	0	Code 64/72, Bytes 0 and 1					
1	0	1	Code 64/72, Bytes 2 and 3					
1	1	0	Code 64/72, Bytes 4 and 5					
1	1	1	Code 64/72, Bytes 6 and 7					

Table 2. EDC Operating Modes

OPERATING	DIAGN	OSTIC	GENERATE				
MODE	DM ₁	DM ₀	0	1			
Normal	0	0	Generate	Correct*			
Diagnostic Generate	0	1	Diagnostic Generate	Correct*			
Diagnostic Correct			Generate	Diagnostic Correct*			
Initialize	1	1	Initialize	Initialize			
Pass Thru			is asserted the Opera	ating Mode is			

^{*}Correct if the CORRECT Input is HIGH. Detect if the CORRECT Input is LOW.
**In Code ID_{2-0} 001 (ID_2 , ID_1 , ID_0) DM_1 and DM_0 are taken from the Diagnostic Latch.

- Error Correction Logic
- Data Output Latch
- Diagnostic Latch
- Control Logic

Data Input Latch

16 bits of data are loaded from the bidirectional DATA lines under control of the Latch Enable input, LE IN. Depending on the control mode the input data is either used for check bit generation or error detection/correction.

Check Bit Input Latch

Seven check bits are loaded under control of LE IN. Check bits are used in the Error Detection and Error Correction modes.

Check Bit Generation Logic

This block generates the appropriate check bit for the 16 bits of data in the Data Input Latch. The check bits are generated according to a modified Hamming code.

Syndrome Generation Logic

In both Error Detection and Error Correction modes, this logic block compares the check bits read from memory against a newly generated set of check bits produced for the data read in from memory. If both sets of check bits match, then there are no errors. If there is a mismatch, then one or more of the data or check bits is in error.

The syndrome bits are produced by an exclusive-OR of the two sets of check bits. If the two sets of check bits are identical (meaning

there are no errors) the syndrome bits will be all zeroes. If there are errors, the syndrome bits can be decoded to determine the number of errors and the bit-in-error.

Error Detection Logic

This section decodes the syndrome bits generated by the Syndrome Generation Logic. If there are no errors in either the input datas or check bits, the ERROR and MULT ERROR outputs remain HIGH. If one or more errors are detected, ERROR goes LOW. If two or more errors are detected, both ERROR and MULT ERROR go LOW.

Error Correction Logic

For single errors, the Error Correction Logic complements (corrects) the single data bit in error. This corrected data is loadable into the Data Output Latch, which can then be read onto the bidirectional data lines. If the single error is one of the check bits, the correction logic does not place corrected check bits on the syndrome/check bit outputs. If the corrected check bits are needed the EDC must be switched to Generate Mode.

Data Output Latch

The Data Output Latch is used for storing the result of an error correction operation. The latch is loaded from the correction logic under control of the Data Output Latch Enable, LE OUT. The Data Output Latch may also be loaded directly from the Data Input Latch under control of the PASS THRU control input.

The Data Output Latch is split into two 8-bit (byte) latches which may be enabled independently for reading onto the bidirectional data lines.

Diagnostic Latch

This is a 16-bit latch loadable from the bidirectional data lines under control of the Diagnostic Latch Enable, LE DIAG. The Diagnostic Latch contains check bit information in one byte and control information in the other byte. The Diagnostic Latch is used for driving the device when in Internal Control Mode, or for supplying check bits when in one of the Diagnostic Modes.

Control Logic

The control logic determines the specific operating mode of the device. Normally the control logic is driven by external control inputs. However, in Internal Control Mode, the control signals are read from the Diagnostic Latch.

FUNCTIONAL OPERATION

The EDC contains the logic necessary to generate check bits on a 16-bit data field according to a modified Hamming code (Table 1). Operating on data read from memory, the EDC will correct any single-bit error and will detect all double and some triple-bit errors. The EDC can be configured to operate on 16-bit data words (with 6 check bits), 32-bit data words (with 7 check bits) and 64-bit data words (with 8 check bits). In fact, the EDC can be configured to work on data words from 8 to 64 bits. In all configurations, the device makes the error syndrome bits available on separate outputs for error data logging.

Code and Byte Specification

The EDC may be configured in several different ways and operates differently in each configuration. It is necessary to indicate to the device what size data word is involved and which bytes of the data word it is processing. This is done with input lines CODE ID_{0-2} , as shown in Table 1; the three modified Hamming codes are defined below:

16/22	16 data bits
	6 check bits
	22 bits in total.
• 32/39	32 data bits
	7 check bits
	39 bits in total.
64/72	64 data bits
	8 check bits
	72 bits in total.

CODE ID input 001 (ID_2 , ID_1 , ID_0) is a special code, described later, used to operate the device in Internal Control Mode.

2960

Table 3. Diagnostic Mode Control

DIAG MODE ₁	DIAG MODE ₀	DIAGNOSTIC MODE SELECTED
0	0	Non-diagnostic mode: The EDC functions normally in all modes.
0	1	Diagnostic Generate: The contents of the Diagnostic Latch are substituted for the normally generated check bits when in the Generate Mode. The EDC functions normally in the Detect or Correct modes.
1	0	Diagnostic Detect/Correct: In the Detect or Correct Mode, the contents of the Diagnostic Latch are substituted for the check bits normally read from the Check Bit Input Latch. The EDC functions normally in the Generate Mode.
1	1	Initialize: The outputs of the Data Input Latch are forced to zeroes (and latched upon removal of the Initialize Mode) and the check bits generated correspond to the all-zero data.

Table 4. 16-Bit Modified Hamming Code

GENERATED		PARTICIPATING DATA									TA E	BITS					
CHECK BITS	PARITY	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CX	Even (XOR)		Х	Х	Х		Х			×	Х		Х			Х	
C0	Even (XOR)	Х	Х	X		Х		Х		X		X		X			
C1	Odd (XNOR)	Х			Х	Х			Х		Х	X			Х		Х
C2	Odd (XNOR)	X	Х				Х	Х	Х				X	Х	Х		
C4	Even (XOR)			Х	Х	Х	X	Χ	X							Х	Х
C8	Even (XOR)									Х	Х	Х	X	Х	X	Х	Х

NOTE:

The check bit is generated as either an XOR or XNOR of the eight data bits noted by an "X" in the table.

Control Mode Selection

The device control lines are GENERATE, CORRECT, PASS THRU, DIAG MODE_{0-1} and $\mathrm{CODE}\ \mathrm{ID}_{0-2}$. Table 2 indicates the operating modes selected by various combinations of the control line inputs.

Diagnostics

Table 3 shows specifically how DIAG MODE₀₋₁ select between normal operation, initialization and one of two diagnostic modes. The Diagnostic Modes allow the user to operate the EDC under software control in order to verify proper functioning of the device

Check and Syndrome Bit Labelling

The check bits generated in the EDC are designed as follows:

- 16-bit configuration CX, C0, C1, C2, C4, C8;
- 32-bit configuration CX, C0, C1, C2, C4, C8, C16:

• 64-bit configuration - CX, C0, C1, C2, C4, C8, C16, C32.

Syndrome bits are similarly labeled SX through S32. There are only 6 syndrome bits in the 16-bit configuration, 7 for 32 bits and 8 syndrome bits in the 64-bit configuration.

The error correction code can be selected independent of the processor with the exception of diagnostic software.

Diagnostic software run by a processor to checkout the EDC system must know specifically which code is being used. This is only a problem when the EDC replaces an existing MSI implementation on an existing computer. In this case, the computer's software must first determine which of two codes (the old one used by the MSI implementation or the new one used by the EDC) is used by the computer's memory system.

This is easily determined by writing a test data word into memory and then examining whether the generated check bits are typical of the old or the new code. From then on the software runs only the diagnostic appropriate for the code used on that particular computer's memory system.

Initialize Mode


The inputs of the Data Output Latch are forced to zeroes. The check bit outputs (SC) are generated to correspond to the all-zero data. ERROR and MULT ERROR are forced HIGH in the Initialize Mode.

Initialize Mode is useful after power up when RAM contents are random. The EDC may be placed in initialize mode and its outputs written in to all memory locations by the processor.

Code Selections

The Signetics 2960 EDC uses a modified Hamming Code which provides the following functions:

- · Cascading of EDC Units
- · Detection of all double-bit errors
- Detection of gross error conditions (all "0s" or all "1s").



16-Bit Data Word Configuration


The 16-bit format consists of 16 data bits, six check bits and, as previously indicated, is designated as the 16/22 code. The data format and I/O configuration for a 16-bit word is shown in Figure 2.

Generate Mode

In this mode check bits will be generated that correspond to the contents of the Data Input Latch. The check bits generated are placed on the outputs SC_{0-5} (SC_6 is a logical one, or high).

Check bits are generated according to a modified Hamming code. Details of the code for check bit generation are contained in Table 4.

Each check bit is generated as either an XOR or XNOR of eight of the 16 data bits as indicated in the table. The XOR function results in an even parity check bit, the XNOR is an odd parity check bit. Data flow for the Generate Mode is shown in Figure 3.



7-43




Table 5. Syndrome Decode to Bit-In-Error

	NDRO BITS		S8 S4 S2	0 0 0	1 0 0	0 1 0	1 1 0	0 0 1	1 0 1	0 1 1	1 1 1
SX	SO	S1									
0	0	0		*	C8	C4	T	C2	T	T	М
0	0	1		C1	Т	Т	15	Т	13	7	Т
0	1	0		C0	Т	Т	М	Т	12	6	Т
0	1	1		Т	10	4	Т	0	Т	Т	М
1	0	0		СХ	Т	Т	14	Т	11	5	Т
1	0	1		Т	9	3	Т	М	Т	T	М
1	1	0		Т	8	2	Т	1	Т	Т	М
1	1	1		М	Т	Т	М	Т	М	М	Т

^{* -} no errors detected

Number — the location of the single bit-in-error

T — two errors detected

M — three or more errors detected

Detect Mode

In this mode the device examines the contents of the Data Input Latch against the Check Bit Input Latch, and will detect all single-bit errors, all double-bit errors and some triple-bit errors. If one or more errors are detected, ERROR goes LOW. If two or more errors are detected, MULT ERROR goes LOW. Both error indicators are HIGH if there are no errors.

Also available on device outputs SC_{0-5} are the syndrome bits generated by the error detection step. The syndrome bits may be decoded to determine if a bit error was detected and, for single-bit errors, which of the data or check bits is in error. Table 5 provides decoding data for the syndrome bits generated by the 16-bit configuration (as an example, if the syndrome bits SX/S0/S1/S2/S4/S8 were 101001 this would be decoded to indicate that there is a single-bit error at data bit 9). If no error is detected the syndrome bits will all be zeroes.

In Detect Mode, the contents of the Data Input Latch are driven directly to the inputs of the Data Output Latch without correction.

Table 6. Diagnostic Latch Loading

DATA BIT	INTERNAL FUNCTION
0	Diagnostic Check Bit X
1	Diagnostic Check Bit 0
2	Diagnostic Check Bit 1
3	Diagnostic Check Bit 2
4	Diagnostic Check Bit 4
5	Diagnostic Check Bit 8
6, 7	Don't Care
8	CODE ID 0
9	CODE ID 1
10	CODE ID 2
11	DIAG MODE 0
12	DIAG MODE 1
13	CORRECT
14	PASS THRU
15	Don't Care

Correct Mode

In this mode, the EDC functions the same as in Detect Mode except that the correction network is allowed to correct (complement) any single-bit error of the Data Input Latch before putting it onto the inputs of the Data Output Latch—see Figure 4. If multiple errors are detected, the output of the correction network is unspecified. If the single-bit error is a check bit there is no automatic correction. If check bit correction is desired, this can be done by placing the device in Generate Mode to produce a correct check bit sequence for the data in the Data Input Latch.

Pass Thru Mode

In this mode, the unmodified contents of the Data Input Latch are placed on the inputs of the Data Output Latch and the contents of the Check Bit Input Latch are placed on outputs SC_{0-5} . ERROR and MULT ERROR are forced HIGH in this mode.

Diagnostic Latch

The diagnostic Latch serves both for diagnostic uses and internal control uses. It is loaded from the DATA lines under the control of LE DIAG. Table 6 shows the loading definitions for the DATA lines.

Diagnostic Generate/Detect/ Correct

These are special diagnostic modes selected by DIAG $MODE_{0-1}$ where either normal

check bit inputs or outputs are substituted for by check bits loaded into the Diagnostic Latch — See Table 2 for details. Figures 5 and 6 illustrate the flow of data during the two diagnostic modes.

Internal Control Mode

This mode is selected by CODE ID_{0-2} input 001 (ID_2 , ID_1 , ID_0).

When in Internal Control Mode, the EDC takes the CODE ${\rm ID_{0-2}}$, DIAG ${\rm MODE_{0-1}}$, CORRECT, and PASS THRU control signals from the internal Diagnostic Latch rather than from the external input lines.

Table 6 gives the format for loading the Diagnostic Latch.

32-Bit Data Word Configuration

The 32-bit format consists of 32 data bits, seven check bits and, as previously indicated, is designated as the 32/39 code. The data format and I/O configuration for a 32-bit word is shown in Figure 7.

The upper EDC (Slice 0/1) handles the least significant bytes 0 and 1—the external DATA lines 0 to 15 are connected to the same numbered inputs of the upper device. The lower EDC (Slice 2/3) handles the most significant bytes 2 and 3—the external DATA lines for bits 16 to 31 are connected to inputs DATA₀ through DATA₁₅ respectively.

The valid syndrome and check bit outputs are those of Slice 2/3 as shown in the diagram. In Correct Mode these must be read into Slice 0/1 via the CB inputs and are selected by the MUX as inputs to the bit-in-error decoded (see block diagram), thus requiring external buffering and output enabling of the check bit lines as shown. The OE SC signal can be used to control enabling of check bit inputs when syndrome outputs are enabled, the external check bit inputs will be disabled.

The valid ERROR and MULT ERROR outputs are those of the Slice 2/3. The ERROR and MULT ERROR outputs of Slice 0/1 are unspecified. All of the latch enables and control signals must be input to both of the devices.

Generate Mode

In this mode check bits will be generated that correspond to the contents of the Data Input Latch. The check bits generated are placed on the outputs SC_{0-6} of Slice 2/3.

Check bits are generated according to a modified Hamming code. Details of the code for check bit generation are contained in Table 7. Check bits are generated as either

an XOR or XNOR or 16 of the 32 data bits as indicated in the table. The XOR function results in an even parity check bit, the XNOR in an odd parity check bit.

Detect Code

In this mode the device examines the contents of the Data Input Latch against the Check Bit Input Latch, and will detect all single-bit errors, all double-bit errors and some triple-bit errors. If one or more errors are detected, ERROR goes LOW. If two or more errors are detected MULT ERROR goes LOW. Both error indicators are HIGH if there are no errors. The valid ERROR and MULT ERROR signals are those of Slice 2/3—those of Slice 0/1 are undefined.

Also available on Slice 2/3 outputs $SC_{0/6}$ are the syndrome bits generated by the error detection step. The syndrome bits may be decoded to determine if a bit error was detected and, for single-bit errors, which of the data or check bits is in error. Table 8 gives the chart for decoding the syndrome bits generated for the 32-bit configuration (as an example, if the syndrome bits SX/S0/S1/S2/S4/S8/S16 were O010011 this would be decoded to indicate that there is a single-bit error at data bit 25). If no error is detected the syndrome bits will be all zeroes.


In Detect Mode, the contents of the Data Input Latch are driven directly to the inputs of the Data Output Latch without corrections.


Correct Mode

In this mode, the EDC functions the same as in Detect Mode except that the correction network is allowed to correct (complement) any single-bit error of the Data Input Latch before putting it onto the inputs of the Data Output Latch. If multiple errors are detected, the output of the correction network is unspecified. If the single-bit error is a check bit there is no automatic correction — if desired this would be done by placing the device in Generate Mode to produce a correct check bit sequence for the data in the Data Input latch.

For data correction, both Slices 0/1 and 2/3 require access to the syndrome bits on Slice 2/3's outputs SC $_{0-6}$. Slice 2/3 has access to these syndrome bits through internal data paths, but for Slice 0/1 they must be read through the inputs CB $_{0-6}$. The device connections for this are shown in Figure 7. When in Correct Mode the SC outputs must be enabled so that they are available for reading in through the CB inputs.

2960





7-46

2960

Table 7. 32-Bit Modified Hamming Code

GENERATED	DADITY						PA	RTIC	PATIN	IG DA	ТА В	ITS					
CHECK BITS	PARITY	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CS	Even (XOR)	X				X		Х	Х	Х	X		Х			Х	
C0	Even (XOR)	X	Х	Х		X		Х		Х		Х		Х			
C1	Odd (XNOR)	X			X	X			Х		Х	Х			Х		X
C2	Odd (XNOR)	X	Х				Х	Х	Х				Х	Х	Х		
C4	Even (XOR)			Х	Х	Х	X	X	Х							Х	X
C8	Even (XOR)									Х	Х	Х	X	Х	Х	Х	Х
C16	Even (XOR)	Х	Х	X	X	Х	X	X	Х								

GENERATED CHECK	PARITY						PA	RTIC	PATIN	IG DA	TA BI	TS					
BITS	PARITY	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
cs	Even (XOR)		Х	X	Х		Х					Х		Х	Х		X
C0	Even (XOR)	X	Х	Х		Х		Х		Х	***************************************	Х		Х			
C1	Odd (XNOR)	×			Х	Х			Х		X	Х			Х		Х
C2	Odd (XNOR)	Х	Х				Х	Х	Х				Х	Х	Х		
C4	Even (XOR)			Х	Х	Х	Х	Х	Х							Х	Х
C8	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	X
C16	Even (XOR)									Х	Х	Х	X	Х	Х	X	Х

NOTE:

The check bit is generated as either an XOR or XNOR of the sixteen data bits noted by an "X" in the table.


Table 8. Syndrome Decode to Bit-In-Error

				S16	0	1	0	1	0	1	0	1
	SYNDF BIT			S8	0	0	1	1	0	0	1	1
				S4	0	0	0	0	1	1 .	1	1
SX	S0	S1	S2									
0	0	0	0		*	C16	C8	Т	C4	Т	Т	30
0	0	0	1		C2	Т	Т	27	Т	5	М	Т
0	0	1	0		C1	Т	T	25	Т	3	15	Т
0	0	1	1 -		Т	М	13	Т	23	Т	Т	М
0	1	0	0		C0	Т	Т	24	Т	2	М	T
0	1	0	1		Т	1	12	T	22	Т	Т	М
0	1	1	0		Т	М	10	T	20	T	Т	М
0	1	1	1		16	Т	Ť	М	Т	М	М	Т
1	0	0	0		СХ	Т	Т	М	Т	М	14	Т
1	0	0	1		Т	М	11	T	21	Т	Т	М
1	0	1	0		Т	М	9	Т	19	Т	Т	31
1	0	1	1		М	Т	Т	29	Т	7	М	Т
1	1	0	0		Т	М	8	Т	18	Т	Т	М
1	1	0	1		17	Т	Т	28	Т	6	М	Т
1	1	1	0		М	Т	T	26	Т	4	М	Т
1	1	1	1		Т	0	М	T	М	Т	Т	М

* — no errors detected

Number - the location of the single bit-in-error

T — two errors detected
M — three or more errors detected






Table 9. Diagnostic Latch Loading

DATA BIT	INTERNAL FUNCTION
0	Diagnostic Check Bit X
1	Diagnostic Check Bit 0
2	Diagnostic Check Bit 1
3	Diagnostic Check Bit 2
4	Diagnostic Check Bit 4
5	Diagnostic Check Bit 8
6	Diagnostic Check Bit 16
7	Don't Care
8	Slice 0/1 — CODE ID 0
9	Slice 0/1 — CODE ID 1
10	Slice 0/1 — CODE ID 2
11	Slice 0/1 — DIAG MODE 0
12	Slice 0/1 — DIAG MODE 1
13	Slice 0/1 — CORRECT
14	Slice 0/1 — PASS THRU
15	Don't Care
16 – 23	Don't Care
24	Slice 2/3 — CODE ID 0
25	Slice 2/3 — CODE ID 1
26	Slice 2/3 — CODE ID 2
27	Slice 2/3 — DIAG MODE 0
28	Slice 2/3 — DIAG MODE 1
29	Slice 2/3 — CORRECT
30	Slice 2/3 — PASS THRU
31	Don't Care

Pass Thru Mode

In this mode, the unmodified contents of the Data Input Latch are placed on the inputs of the Data Output Latch and the contents of the Check Bit Input Latch are placed on outputs SC_{0-6} of Slice 2/3. ERROR and MULT ERROR are forced HIGH in this mode.

Diagnostic Latches/AC Calculations

Table 9 shows how the latches (Slice 1 and Slice 2) are loaded for code 32/39 (32-bit format). Table 10 shows key AC parameters for the 32-bit configuration.

64-Bit Data Word Configuration

The 64-bit format consists of 64 data bits, eight check bits and, as previously indicated, is designated as the 64/72 code. The data format and I/O configuration for a 64-bit word is shown in Figure 8.

The configuration to process the 64-bit format is similar to that shown in Figure 2. In this configuration a portion of the syndrome generation and error detection is implemented externally of the EDCs in MSI. For error correction the syndrome bits generated must be read back into all four EDCs through the CB inputs. This necessitates the check bit buffering shown in Figure 8. The OE SC signal can control the check bit enabling — when syndrome bit outputs are enabled the external check bit lines will be disabled so that the syndrome bits may be read onto the CB inputs.

The error detection signals for the 64-bit configuration differ from the 16 and 32-bit configurations. The ERROR signal functions the same: it is LOW if one or more errors are detected, and HIGH if no errors are detected.

The DOUBLE ERROR signal is HIGH if and only if a double-bit error is detected — it is LOW otherwise. All of the MULT ERROR outputs of the four devices are valid. MULT ERROR is LOW for all three ERROR cases and some DOUBLE ERROR combinations — See Table 15. It is HIGH if either zero or one errors are detected.

This is a different meaning for MULT ERROR than in other configurations.

Generate Mode

In this mode check bits will be generated that correspond to the contents of the Data Input Latch. The check bits generated appear at the outputs of the XOR gates as indicated in Figure 8.

Check bits are generated according to a modified Hamming code. Details of the code for check bit generation are contained in Table 11. Check bits are generated as either an XOR or XNOR of 32 of the 64 bits as indicated in the table. The XOR function results in an even parity check bit, the XNOR in an odd parity check bit.

Table 10. Key AC Calculations for the 32-Bit Configuration

PRO	32-BIT OPAGATION DELAY	COMPONENT DELAY FROM 2960 AC SPECIFICATIONS, TABLE C
From	То	AC SPECIFICATIONS, TABLE C
DATA	Check Bits Out	(DATA to SC) + (CB to SC, CODE ID 011)
DATA In	Corrected DATA Out	(DATA to SC) + (CB to SC, CODE ID 011) + (CB to DATA, CODE ID 010)
DATA	Syndromes Out	(DATA to SC) + (CB to SC, CODE ID 011)
DATA	ERROR for 32 Bits	(DATA to SC) + (CB to ERROR, CODE ID 011)
DATA	MULT ERROR for 32 Bits	(DATA to SC) + (CB to MULT ERROR, CODE ID 011)

Table 11. 64-Bit Modified Hamming Code Check Bit Encoding

GENERATED							PA	RTICI	PATIN	IG DA	TA B	ITS					
CHECK BITS	PARITY	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CX C0	Even (XOR) Even (XOR)	x	X	X	Х	Х	Х	Х		X	Х	Х	Х	х		Х	
C1 C2	Odd (XNOR) Odd (XNOR)	X	х		Х	Х	Х	Х	X		Х	Х	Х	х	X		Х
C4 C8	Even (XOR) Even (XOR)			Х	Х	Х	Х	X	Х	x	х	х	X	x	Х	X	X
C16 C32	Even (XOR) Even (XOR)	X	X X	X	X	X	X	X	X								

GENERATED					,		PA	RTICI	PATIN	IG DA	TA BI	TS					
CHECK BITS	PARITY	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
CX C0	Even (XOR) Even (XOR)	x	X	X	Х	х	Х	Х		X	X	Х	X	х		Х	
C1 C2	Odd (XNOR) Odd (XNOR)	×	х		Х	Х	Х	Х	X		Х	Х	Х	х	X		Х
C4 C8	Even (XOR) Even (XOR)			Х	Х	X	X	X	Х	x	х	Х	Х	х	Х	X	X
C16 C32	Even (XOR) Even (XOR)									X	X	X	X	X	X	X	X

GENERATED							PA	RTICI	PATIN	IG DA	TA B	TS					
CHECK BITS	PARITY	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
CX C0	Even (XOR) Even (XOR)	×	Х	Х		X		X	Х	x		X		X	Х		Х
C1 C2	Odd (XNOR) Odd (XNOR)	X	х		Х	Х	х	Х	X		Х	Х	Х	Х	X		X
C4 C8	Even (XOR) Even (XOR)			Х	Х	Х	Х	Х	Х	x	х	X	Х	х	Х	X	X
C16 C32	Even (XOR) Even (XOR)	×	Х	Х	Х	Х	Х	Х	Х	х	х	х	Х	х	Х	X	х

GENERATED	D. A. D. L. W.						PA	RTIC	PATIN	IG DA	TA B	TS					
CHECK BITS	PARITY	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
CX C0	Even (XOR) Even (XOR)	X	X	х		X		X	Х	x		X		X	Х		Х
C1 C2	Odd (XNOR) Odd (XNOR)	X	х		X	Х	Х	Х	X		Х	Х	Х	х	X		×
C4 C8	Even (XOR) Even (XOR)			Х	Х	X	Х	Х	X	x	Х	Х	Х	х	Х	X	X
C16 C32	Even (XOR) Even (XOR)	x	Х	х	Х	x	х	Х	Х	X	Х	Х	Х	Х	X	Х	Х

NOTE:

The check bit is generated as either an XOR or XNOR of the 32 data bits noted by an "X" in the table.

2960

Table 12. Syndrome Decode to Bit-In-Error

				S32	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
s	YNDF	OME		S16	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
	ВІТ	s		S8	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
				S4	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
sx	SO	S1	S2													-				
0	0	0	0		*	C32	C16	т	C8	Т	Т	М	C4	Т	Т	М	Т	46	62	Т
0	0	0	1		C2	Т	Т	М	T	43	59	Т	Т	53	37	Т	М	T	Т	М
0	0	1	0		C1	T	Т	М	Т	41	57	Т	Т	51	35	Т	15	Т	Т	31
0	0	1	1		Т	М	М	Т	13	Т	Т	29	23	Т	Т	7	Т	М	М	Т
0	1	0	0		C0	Т	Т	М	Т	40	56	Т	Т	50	34	Т	М	Т	Т	М
0	1	0	1		, T	49	33	Т	12	т.	Т	28	22	Т	Т	6	Т	М	М	T
0	1	1	0		Т	М	М	Т	10	Т	Т	26	20	Т	Т	4	Т	М	М	Т
0	. 1	1	1		16	Т	Т	0	Т	М	М	Т	Т	М	М	Т	М	Т	Т	М
1	0	0	0		СХ	Т	Т	М	Т	М	М	Т	Т	M	М	· T	14	т	T	30
1	0	0	1		Т	М	М	Т	11	Т	Т	27	21	Т	Т	5	Т	М	М	Т
1	0	1	0		Т	М	М	Т	9	Т	Т	25	19	Т	Т	3	Т	47	63	Т
1	0	1	1		М	Т	Т	М	Т	45	61	Т	Т	55	39	Т	М	Т	Т	М
1	1	0	0		Т	М	М	Т	8	Т	Т	24	18	Т	Т	2	Т	М	М	Т
1	1	0	1		17	Т	Т	1	T	44	60	Т	Т	54	38	Т	М	Т	Т	М
1	1	1	0		М	Т	Т	М	Т	42	58	Т	Т	52	36	Т	М	Т	ı T	М
1	1	1	1		Т	48	32	Т	М	Т	Т	М	М	Т	Т	М	Т	М	М	Т

^{* -} no errors detected

Number - the location of the single bit-in-error

T - two errors detected

M — three or more errors detected

Detect Mode

In this mode the device compares the contents of the Data Input Latch against the contents of the Check Bit Input Latch and will detect all single-bit errors, all double-bit errors and some triple-bit errors. If one or more errors are detected, ERROR goes LOW. If exactly two errors are detected, DOUBLE ERROR goes HIGH. If three or more errors are detected, MULT ERROR goes LOW - the MULT ERROR output of any of the four EDCs may be used.

Available as XOR gate outputs are the generated syndrome bits — see Figure 8. The syndrome bits may be decoded to determine if a bit error was detected and for single-bit errors, which of the data or check bits is in error. Table 12 gives the chart for encoding the syndrome bits generated for the 64-bit configuration (as an example, if the syndrome bits SX/S1/S2/S4/S8/S16/S32 were 00100101 this would be decoded to indicate that there is a single-bit error at data bit 41). If no error is detected the syndrome bits will all be zeroes. In Detect Mode the contents of

the Data Input Latch are driven directly to the Inputs of the Data Output Latch without corrections.

Correct Mode

In this mode, the EDC functions the same as in Detect Mode except that the correction network is allowed to correct (complement) any single-bit error of the Data Input Latch before putting it onto the inputs of the Data Output Latch. If multiple errors are detected, the output of the correction network is unspecified, if the single bit error is a check bit there is no automatic correction. Check bit correction can be done by placing the device in generate mode to produce a correct check bit sequence for the data in the Data Input Latch.

To perform the correction step, all four slices require access to the syndrome bits which are generated externally of the devices. This access is provided by reading the syndrome bits in through the CB inputs where they are selected as inputs to the bit-in-error decoded by the multiplexer (see block diagram). The device connections for this operation are

shown in Figure 8. When in Correct Mode the SC outputs must be enabled so that the syndrome bits are available at the CB inputs.

Pass Thru Mode

In this mode, the unmodified contents of the Data Input Latch are placed on the inputs of the Data Output Latch, and the contents of the Check Bit Input Latch are passed through the external XOR network and appear inverted at the XOR gate outputs labeled CX to C32 — see Figure 8.

Diagnostic Latch

The Diagnostic Latch is used for both diagnostic and internal control of the EDC. Table 13 provides bit definitions and shows the 64-bit loading format.

Diagnostic Generate/Detect/ Correct

These are special diagnostic modes selected by DIAG MODE_{0-1} where either normal check bit inputs or outputs are substituted for by check bits from the Diagnostic Latch—see Table 2 for details.

Table 13. Diagnostic Latch Loading

Table 13.	Diagnostic Latch Loading
DATA BIT	INTERNAL FUNCTION
0	Diagnostic Check Bit X
1	Diagnostic Check Bit 0
2	Diagnostic Check Bit 1
3	Diagnostic Check Bit 2
4	Diagnostic Check Bit 4
5	Diagnostic Check Bit 8
6, 7	Don't Care
8	Slice 0/1 — CODE ID 0
9	Slice 0/1 — CODE ID 1
10	Slice 0/1 — CODE ID 2
11	Slice 0/1 — DIAG MODE 0
12	Slice 0/1 — DIAG MODE 1
13	Slice 0/1 — CORRECT
14	Slice 0/1 — PASS THRU
15	Don't Care
16 – 23	Don't Care
24	Slice 2/3 — CODE ID 0
25	Slice 2/3 — CODE ID 1
26	Slice 2/3 — CODE ID 2
27	Slice 2/3 — DIAG MODE 0
28	Slice 2/3 — DIAG MODE 1
29	Slice 2/3 — CORRECT

DATA BIT	INTERNAL FUNCTION
30	Slice 2/3 — PASS THRU
31	Don't Care
32 – 37	Don't Care
38	Diagnostic Check Bit 16
39	Don't Care
40	Slice 4/5 — CODE ID 0
41	Slice 4/5 — CODE ID 1
42	Slice 4/5 — CODE ID 2
43	Slice 4/5 — DIAG MODE 0
44	Slice 4/5 — DIAG MODE 1
45	Slice 4/5 — CORRECT
46	Slice 4/5 — PASS THRU
47	Don't Care
48 – 54	Don't Care
55	Diagnostic Check Bit 32
56	Slice 6/7 — CODE ID 0
57	Slice 6/7 — CODE ID 1
58	Slice 6/7 — CODE ID 2
59	Slice 6/7 — DIAG MODE 0
60	Slice 6/7 — DIAG MODE 1
61	Slice 6/7 — CORRECT
62	Slice 6/7 — PASS THRU
63	Don't Care

Internal Control Mode

This mode is selected by CODE ID_{0-2} , input 001 (ID_2 , ID_2 , ID_0).

When in Internal Control Mode the EDC takes the CODE $1D_{0-2}$, DIAG $MODE_{0-1}$, CORRECT and PASS THRU signals from the internal Diagnostic Latch rather than from the external control lines — see Table 13 for latch loading.

AC Calculations

Table 14 shows key AC parameters for the 64-bit configuration.

Functional Equations

The following equations and tables describe in detail how the output values of the Signetics 2960 are determined as a function of input values and internal states of the chip. Before examining the tables, the following symbol definitions should be carefully studied.

Table 14. Key AC Calculations for the 64-Bit Configuration

P	64-BIT ROPAGATION DELAY	COMPONENT DELAYS FROM 2960
From	То	AC SPECIFICATIONS, TABLE C (PLUS MSI)
DATA	Check Bits Out	(DATA to SC) + (XOR Delay)
DATA In	Corrected DATA Out	(DATA to SC) + (XOR Delay) + (Buffer Delay) + (CB to DATA, CODE ID 1xx)
DATA	Syndromes	(DATA to SC) + (XOR Delay)
DATA	ERROR for 64 Bits	(DATA to SC) + (XOR Delay) + (NOR Delay)
DATA	MULT ERROR for 64 Bits	(DATA to SC) + (XOR Delay) + (Buffer Delay) + (CB to MULT ERROR, CODE ID 1xx)
DATA	DOUBLE ERROR for 64 Bits	(DATA to SC) + (XOR Delay) + (XOR/NOR Delay)

2960

Table 15. TOME (Three or More Errors)*

			\$0 **\$6 \$5 \$4	0 0 0	1 0 0	0 1 0	1 1 0	0 0 1 0	1 0 1 0	0 1 1	1 1 1 0	0 0 0	1 0 0	0 1 0	1 1 0 1	0 0 1 1	1 0 1	0 1 1 1 1	1 1 1 1
S1	S2	S3	34		Ü	v	Ü	Ü		U			,			•			
0	0	0		0	0	0	1	0	1	1	1	0	1	1	1	0	0	0	0
0	0	1		0	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1
0	1	0		0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1		1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1
1	0	0		0	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1
1	0	1		0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
1	1	0		1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1
1	1	1		0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1

^{*}S6, S5, ... S0 are internal syndromes except in Modes 010, 100, 101, 110, 111, (CODE $\rm ID_2$, $\rm ID_1$, $\rm ID_0$). In these modes the syndromes are input over the Check-Bit lines S6 – C6, S5 – C5, S1 – C1, S0 – C0.

SC Outputs

Tables 16 through 20 show how outputs SC_{0-6} are generated in each control mode for various CODE IDs (internal control mode not applicable).

DEFINITIONS

```
D<sub>i</sub> ... (DATA<sub>i</sub> if LE IN is HIGH or the output of bit i of the Data input Latch if LE IN is LOW)

C<sub>i</sub> ... (CB<sub>i</sub> if LE IN is HIGH or the output of bit i of the Check Bit Latch if LE IN is LOW)

DL<sub>i</sub> ... Output of the bit i of the Diagnostic Latch

S<sub>i</sub> ... Internally generated syndromes (same as outputs of SC<sub>i</sub> if outputs enabled)

PA ... D0 \oplus D1 \oplus D2 \oplus D4 \oplus D6 \oplus D8 \oplus D10 \oplus D12

PB ... D0 \oplus D1 \oplus D2 \oplus D3 \oplus D4 \oplus D5 \oplus D6 \oplus D7

PC ... D8 \oplus D9 \oplus D10 \oplus D11 \oplus D12 \oplus D13 \oplus D14 \oplus D15

PD ... D0 \oplus D3 \oplus D4 \oplus D7 \oplus D9 \oplus D10 \oplus D11 \oplus D15

PE ... D0 \oplus D1 \oplus D5 \oplus D6 \oplus D7 \oplus D11 \oplus D12 \oplus D13

PF ... D2 \oplus D3 \oplus D4 \oplus D5 \oplus D6 \oplus D7 \oplus D14 \oplus D15

PG<sub>1</sub> ... D0 \oplus D4 \oplus D6 \oplus D7

PG<sub>2</sub> ... D1 \oplus D2 \oplus D3 \oplus D5

PG<sub>3</sub> ... D8 \oplus D9 \oplus D11 \oplus D13 \oplus D15
```

ERROR SIGNALS

```
ERROR \leftarrow (S6 · (ID<sub>1</sub> + ID<sub>2</sub>)) · S5 · S4 · S3 · S2 · S1 · S0 + GENERATE + INITIALIZE + PASSTHRU

MULT ERROR (16 and 32-Bit Modes) \leftarrow ((S6 · ID<sub>1</sub>) • S5 • S4 • S3 • S2 • S1 • S0) (ERROR) + TOME + GENERATE + PASSTHRU + INITIALIZE

MULT ERROR (64-Bit Modes) \leftarrow TOME + GENERATE + PASSTHRU + INITIALIZE
```

^{**}The S6 internal syndrome is always forced to 0 in CODE ID 000.

2960

Table 16. Syndrome/Check Bit Generation in GENERATE Mode

		CODE ID ₂₋₀										
GENERATE MODE (CHECK BITS)	000	010	011	100	101	110	111					
SC ₀ ₊	PG₂ ⊕ PG₃	PG ₁ ⊕ PG ₃	PG ₂ ⊕ PG ₄	PG ₂ ⊕ PG ₃	PG ₂ ⊕ PG ₃	PG₁ ⊕ PG₄	PG ₁ ⊕ PG ₄					
SC ₁ .	PA	PA	PA	PA	PA	PA	PA					
SC ₂ .	PD	PD	PD	PD	PD	PD	PD					
SC ₃ ∙	PE	PE	PE	PĒ	PE	PE	PE					
SC ₄ ∙	PF	PF	PF	PF	PF	PF	PF					
SC ₅ ∙	PC	PC .	PC	PC	PC	PC	PC					
SC ₆ ∙	1	РВ	PC	РВ	PB	PB	PB					

Table 17. Syndrome/Check Bit Generation in Detect/Correct Modes

	CODE ID ₂₋₀										
DETECT AND CORRECT MODES (SYNDROMES)	000	010	011*	100	101	110	111				
SC ₀ ∗	PG ₂ ⊕ PG ₃ ⊕ C0	PG₁ ⊕ PG₃ ⊕ C0	PG ₂ ⊕ PG ₄ ⊕ CB ₀	PG ₂ ⊕ PG ₃ ⊕ C0	PG ₂ ⊕ PG ₃	PG₁ ⊕ PG₄	PG₁ ⊕ PG₄				
SC ₁ ⋅	PA ⊕ C1	PA ⊕ C1	PA ⊕ CB ₁	PA ⊕ C1	PA	PA	PA				
SC ₂ ∗	PD ⊕ C2	PD ⊕ C2	PD ⊕ CB ₂	PD ⊕ C2	PD	PD	PD				
SC ₃ ∙	PE ⊕ C3	PE ⊕ C3	PE ⊕ CB ₃	PE ⊕ C3	PE	PE	PE				
SC ₄ ∗	PF ⊕ C4	PF ⊕ C4	PF ⊕ CB ₄	PF ⊕ C4	PF	PF	PF				
SC ₅ ∙	PC ⊕ C5	PC ⊕ C5	PC ⊕ CB ₅	PC ⊕ C5	PC	PC	PC				
SC ₆ ⋅	1	PB ⊕ C6	PC ⊕ CB ₆	PB	PB	PB ⊕ C6	PB ⊕ C6				

^{*}In CODE ${\rm ID_{2-0}}$ 011 the Check-Bit Latch is forced transparent, the Data Latch operates normally.

Table 18. Syndrome/Check Bit Generation in Diagnostic Read Mode

		CODE ID ₂₋₀											
DIAGNOSTIC READ MODE	000	010	011*	100	101	110	111						
SC ₀ ≁	PG ₂ ⊕ PG ₃ ⊕ DL ₀	PG ₁ ⊕ PG ₃ ⊕ DL ₀	PG ₂ ⊕ PG ₄ ⊕ CB ₀	PG ₂ ⊕ PG ₃ ⊕ DL ₀	PG ₂ ⊕ PG ₃	PG₁ ⊕ PG₄	PG ₁ ⊕ PG ₄						
SC ₁ •	PA ⊕ DL ₁	PA ⊕ DL ₁	PA ⊕ CB ₁	PA ⊕ DL ₁	PA	PA	PA						
SC ₂ ∗	PD ⊕ DL ₂	PD ⊕ DL ₂	PD ⊕ CB ₂	PD ⊕ DL ₂	PD	PD	PD						
SC ₃ ∙	PE ⊕ DL ₃	PE ⊕ DL ₃	PE ⊕ CB ₃	PE ⊕ DL ₃	PE	PE	PE						
SC ₄ .	PF ⊕ DL₄	PF ⊕ DL₄	PF ⊕ CB ₄	PF ⊕ DL ₄	PF	PF	PF						
SC ₅ ∙	PC ⊕ DL ₅	PC ⊕ DL ₅	PC ⊕ CB ₅	PC ⊕ DL ₅	PC	PC	PC						
SC ₆ ∙	1	PB ⊕ DL ₆	PC ⊕ CB ₆	PB	PB	PB ⊕ DL ₆	PB ⊕ DL ₆						

^{*}In CODE ${\rm ID_{2-0}}$ 011 the Check-Bit Latch is forced transparent, the Data Latch operates normally.

2960

Table 19. Syndrome/Check Bit Generation in Diagnostic Write Mode

		CODE ID ₂₋₀											
DIAGNOSTIC WRITE MODE	000	010	011*	100	101	110	111						
SC ₀ ←	DLo	DL ₀	CB ₀	DL ₀	1	1	1						
SC ₁ ←	DL ₁	DL ₁	CB ₁	DL ₁	1	1	1						
SC ₂ ←	DL ₂	DL ₂	CB ₂	DL ₂	1	1	1						
SC ₃ ←	DL ₃	DL ₃	CB ₃	DL ₃	1	1	1						
SC₄ ←	DL ₄	DL ₄	CB₄	DL₄	1	1	1						
SC ₅ ←	DL ₅	DL ₅	CB ₅	DL ₅	1	1	1						
SC ₆ ⊷	1	DL ₆	CB ₆	1	1	DL ₆	DL ₇						

^{*}In CODE ID2-0 011 the Check-Bit Latch is forced transparent; the Data Latch operates normally.

Table 20. Syndrome/Check Bit Generation in PASS THRU Mode

	CODE ID ₂₋₀										
PASS THRU MODE	000	010	011*	100	101	110	111				
SC ₀ ←	C0	C0	CB ₀	C0	1	1	1				
SC₁ ←	C1	C1	CB ₁	C1	1	1	1				
SC ₂ -	C2	C2	CB ₂	C2	1	1	1				
SC ₃ ←	C3	C3	CB ₃	C3	1	1	1				
SC ₄ ←	C4	C4	CB₄	C4	1	1	1				
SC ₅ ←	C5	C5	CB ₅	C5	1	1	1				
SC ₆ ←	1	C6	CB ₆	1	1	C6	C6				

^{*}In CODE ID2-0 011 the Check-Bit Latch is forced transparent; the Data Latch operates normally.

December 4, 1985 7-56

Table 21. CODE $ID_{2-0} = 000*$

			•							
		S5 S4 S3	0	0	0 1	0	1 0 0	1 0	1 1	1
		33	U	'	0	l ' :	U	'	0	' '
S2	S1									
0	0		_	_	_	5	_	11	14	_
0	1		_	1	2	6	8	12	_	
1	0		_	_	3	7	9	13	15	_
- 1	1		_	0	4	_	10	_	_	_

^{*}Unlisted S combinations are no correction.

Table 22. CODE ID2-0 = 010*

		CB ₆	0	0	.0	0	1	1	1	1
		CB ₅	1	. 1	1	. 1	0	0	0	0
		CB ₄	0	0	1	1	0	0	1	1
		CB ₃	0	.1	0	1	0	1	0	1
CB ₂	CB ₁	•								
0	0		_	11	14	_	_	_	_	5
0	1		8	12	_	_	_	1	2	6
1	0		9	13	15	_	_	_	3	7
1	1		10	_	_		_	0	4	_

^{*}Unlisted CB combinations are no correction.

Table 23. CODE ID2-0 = 011*

		\$6 \$5 \$4 \$3	0 0 0	0 0 0 1	0 0 1 0	0 0 1	1 1 0 0	1 1 0	1 1 1 0	1 1 1
S2	S1	•								
0	0		_	_	_	5	_	11	14	_
0	1		_	1	2	6	8	12	_	_
1	0		_	_	. 3	7	9	13	15	_
1	1		_	0	4	_	10			

^{*}Unlisted S combinations are no correction.

Table 24. CODE $ID_{2-0} = 100^*$

		CB ₀	0	0	0	0	1	1	1	1.
		CB ₆	0	0	0	0	1	1	1	1 .
		CB ₅	1	1 .	1	1	0	0	0	0
		CB₄	0	0	1	. 1	0	0	1	1
		CB ₃	0	1	0	1	0	1	0	1
CB ₂	CB ₁									
0	0		-	-11	14	_	-	_	_	5
0	1 .		8	12	_		_	1	2	6
1	0		9	13	15	_	_	_	3	7
1	1		10			_	_	0	4	_

^{*}Unlisted CB combinations are no correction.

Data Correction

Tables 21 through 27 show which data output bits are corrected (inverted) depending upon the syndromes and the CODE ID position. Note that the syndromes that determine data correction are in some cases syndromes input externally via the CB inputs and in some cases syndromes generated internally by that EDC (S_i are the internal syndromes and are the same as the value of the SC_i output of that EDC if enabled).

The tables show the number of data bit inverted (corrected) if any for the CODE ID and syndrome combination.

Table 25. CODE $ID_{2-0} = 101*$

		CB ₀ CB ₆ CB ₅ CB ₄	0 0 0	0 0 0	0 0 0	0 0 0	1 1 1	1 1 1	1 1 1	1 1 1
		CB ₃	Ö	1	0	i	0	1	o	1
CB ₂	CB ₁									
0	0		_	_	_	5		11	14	-
0	1		_	1	2	6	8	12	_	_
1	0			_	3	7	9	13	15	_
1	1		_	0	4		10	_	_	_

^{*}Unlisted CB combinations are no correction.

Table 26. CODE $ID_{2-0} = 110^*$

		CB ₀ CB ₆ CB ₅ CB ₄ CB ₃	0 1 0 0	0 1 0 0	0 1 0 1	0 1 0 1	1 0 1 0	1 0 1 0	1 0 1 1 0	1 0 1 1
CB ₂	CB ₁									
0	0		_	_	_	5		11	14	_
0	1			1	2	6	8	12	-	_
1	0			_	3	7	9	13	15	_
1	1			0	4		10	_		_


^{*}Unlisted CB combinations are no correction.

Table 27. CODE $ID_{2-0} = 111*$

		CB ₀	0	0 1	0	0	1	1 0	1 0	1 0
		CB ₅	1	1	1	1	0	0	0	0
		CB ₄	0	0	1	1	0	0	1	1
		CB ₃	0	1	0	1	0	1	0	1
CB ₂	CB ₁									
0	0			11	14		_	_		5
0	1		8	12	_	-	_	1	2	6
1	0		9	13	15	_	_		3	7
1	1		10	_	_	_		0	4	_

^{*}Unlisted CB combinations are no correction.

2960



SYSTEM DESIGN CONSIDERATIONS

High Performance Parallel Operation

For maximum memory system performance the EDC should be used in the Check-Only configuration shown in Figure 9. With this configuration the memory system operates as fast with EDC as it would without.

On reads from memory, data is read out from the RAMs directly to the data bus (same as in a non-EDC system). At the same time, the data is read into the EDC to check for errors.

If an error exists the EDC's error flags are used to interrupt the CPU and/or to stretch the memory cycle. If no error is detected, no slowdown is required.

If an error is detected, the EDC generates corrected data for the processor. At the designer's option the correct data may be written back into memory; error logging and diagnostic routines may also be run under processor control.

The Check-Only configuration allows data reads to proceed as fast with EDC as without. Only if an error is detected is there any slowdown. But even if the memory system had an error every hour this would mean only one error every 3 – 4 billion memory cycles. So even with a very high error rate, EDC in a Check-Only configuration has essentially zero impact on memory system speed.

On writes to memory, check bits must be generated before the full memory word can be written into memory. The data word is frequently buffered while the check bits are generated. This makes the check bit generate time transparent to the processor.

EDC in the Data Path

The simplest configuration for EDC is to have the EDC directly in the data path as shown in Figure 10. Correct-Always Configuration). In the configuration data read from memory is always corrected prior to putting the data on the data bus. The advantages are simpler operation and no need for mid-cycle interrupts. The disadvantages is that memory system speed is slowed by the amount of time it takes for error correction on every cycle.

Usually the Correct-Always Configuration will be used with MOS microprocessors which have ample memory timing budgets. Most high performance processors will use the high performance parallel configuration shown in Figure 9.

Scrubbing Avoids Double ErrorsSingle-bit errors are by far the most common in a memory system and are always correctable by the EDC.

Double bit memory errors are far less frequent than single bit errors (50 to 1, or 100 to 1) and are always detected by the EDC but not corrected.

In a memory system, soft errors occur only one at a time. A double bit error in a data

word occurs when a single soft error is left uncorrected and is followed by another error in the data word hours, days, or weeks after the first.

"Scrubbing" memory periodically avoids almost all double-bit errors. In the scrubbing operation, every data word in a memory is periodically checked by the EDC for single-bit errors. If one is found, it is corrected and the data word written back into memory. Errors are not allowed to pile up and so most double-bit errors are avoided.


The scrubbing operation is generally done as a background routine when the memory is not being used by the processor.

If memory is scrubbed frequently, errors are detected and corrected during processor accesses need not be immediately written back into memory. Instead the error will be corrected in memory during scrubbing. This reduces the time delay involved in a processor access of an incorrect memory word.

Correction of Double-Bit Errors

In some cases, double-bit memory errors can be corrected. This is possible when one of the two bit errors is a hard error.

When a double bit error is detected the data word should be checked to determine if one of the errors is a hard error. If so the hard error bit may be corrected by inverting it leaving only a single, correctable error. The time for this operation is negligible since it will occur infrequently.



The procedure after detection of a double error is as follows:

- Invert the data bits read from memory.
- Write the inverted data back into the same memory word.
- Re-read the memory location and XOR the newly read out value with the old. If there is no hard error then the XOR

result will be 1's. If there is a hard error, it will have the same bit value regardless of what was written in. So it will show as a 0 after the XOR operation.

- Invert the hard error bit (this will "correct" it) leaving only one error in the data.
- The EDC can then correct the single bit error.
- Rewrite the correct data word into memory. This does not change the hard error but does eliminate the soft error.
 So the next memory access will find only a single-bit, correctable error.

An example helps to illustrate the procedure:

Example of Double Bit Error Correction When One is a Hard Error

		16 DATA BITS	6 CHECK BITS
1)	Data read from memory (D ₂ 2)	1111111100000011	011010
2)	EDC detects a multiple error Syndromes:		011000
3)	Syndrome decode indicates a double bit error.		
4)	Invert the bits read from memory (D ₁ 1)	000000011111100	100101
5)	Write D ₁ back to the same memory location.		
6)	Read back the memory location (D ₂)	0000000011111101	100101
7)	XOR D ₁ and D ₂	1111111100000010	111111
8)	So the last data bit is the hard error. Use this to modify D_1	1111111100000010	011010
9)	Pass the modified D_1 through the EDC. The EDC detects a single bit correctable error and outputs corrected data.	1111111100000000	011010
10)	Write the corrected data back to memory to fix the soft error		

2960

Error Logging and Preventative Maintenance

The effectiveness of preventative maintenance can be increased by logging information on errors detected by the EDC. This is called error logging.

The EDC provides syndromes when errors are detected. The syndromes indicate which bit is in error. In most memory systems, each individual RAM supplies only one bit of the memory word. So the syndrome and data word address specify which RAM was in error.

Typically a permanent/hard RAM failure is preceded by a period of time where the RAM displays an increasing frequency of intermitent, soft errors. Error logging statistics can be used to detect an increasing intermittent error frequency so that the RAM can be replaced before a permanent failure occurs.

Error logging also records the location of already hard failed RAMs. With EDC a hard failure will not halt system operation. EDC always can correct single bit errors even if it is a hard error. EDC can also correct double bit errors where one is hard and one soft. The ability to continue operation despite hard errors can greatly reduce the need for emergency field maintenance. The hard-failed RAMs can be instead replaced at low cost during a regularly scheduled preventative maintenance session.

Reducing Check Bit Overhead

Memory word widths need not be same as the data word width of the processor. There is a substantial reduction in check bit overhead if wider memory words are used. (See Table 28.)

This reduction in check-bit overhead lowers cost and increases the amount of data that can be packed on to each board.

The tradeoff is that when writing data pieces into memory that are narrower than the mem-

Table 28. Reducing Check Bit Overhead

MEMORY	MEMORY WORD				
#Data Bits	#Check Bits	BIT OVERHEAD			
8	5	38%			
16	6	27%			
32	. 7	14%			
64	8	11%			

ory word width, more steps are required. These steps are exactly the same as those described in Byte Write in the Applications section. No penalty exists for reads from memory.

EDC per Board vs EDC Per System

The choice of an EDC per system or per board depends on the economics and the architecture of the system.

Certainly the cheaper approach is to have only one EDC per system and this is a viable solution if only one memory location is accessed at a time.

This solution does require that the system have both data and check bit lines - see Figure 11. This makes retrofitting a system difficult and creates complications if static or ROM memory, which do not require check bits, are mixed in with dynamic RAM.


If the system has an advanced architecture it is quite likely that it is necessary to simultaneously access memory locations on different memory boards — see Figure 12. Architectural features that require this are interleaved memory, cache memory, and DMA that is done simultaneously with processor memory accesses. EDC per board is a simpler system from a design standpoint.


The EDC is designed to work efficiently in either the per system or per board configurations.

Test Information

Incoming test procedures on this device should be carefully planned, taking into account the complexity and power levels of the part. The following notes may be useful.

- Insure the part is adequately decoupled at the test head. Large changes in V_{CC} current as the device switches may cause erroneous function failures due to V_{CC} changes.
- Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400mA in 5 – 8ns. Inductance in the ground cable may allow the ground pin at the device to rise by 100's of millivolts momentarily.
- Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach V_{IL} or V_{IH} until the noise has settled. Signetics recommends using V_{IL} 0.4V and V_{IH} -2.4V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- To assist in testing, Signetics offers documentation on our test procedures and, in most cases, can provide Fairchild Sentry programs, under license.





2960

ABSOLUTE MAXIMUM RATINGS (Above which the useful life

may be impaired)

PARAMETER	RATING	UNIT
Storage Temperature	-65 to +150	°C
Temperature (Case) Under Bias	-55 to +125	l °C ∣
Supply Voltage to Ground Potential	-0.5 to +7.0	V
DC Voltage Applied to Outputs for High Output State	-0.5 to V _{CC} max.	v
DC Input Voltage	-0.5 to +5.5	V .
DC Output Current, Into Outputs	30	mA
DC Input Current	-30 to +5.0	mA

OPERATING RANGE

PART NO.	TEMPERATURE	V _{CC}
N2960N N2960I	$T_A = 0 \text{ to } +70^{\circ}\text{C}$	5V (± 5%)

DC CHARACTERISTICS V_{CC} MIN = 4.75V, V_{CC} MAX = 5.25V

PARAMETER			1			2960		
		TES	TEST CONDITIONS ¹			Typ ²	Max	UNIT
V _{OH}	Output HIGH voltage	$V_{CC} = MIN,$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -0.8mA		2.7			٧
V _{OL}	Output LOW voltage	$V_{CC} = MIN,$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 8mA				0.5	٧
V _{IH}	Input HIGH voltage	Guaranteed input logi voltage for all inputs ⁶			2.0			٧
V _{IL}	Input LOW voltage	Guaranteed input logi voltage for all inputs ⁶					0.8	٧
VI	Input clamp voltage	V _{CC} = MIN, I _{IN} = -18r	nA				-1.5	٧
1	Input LOW current $ \begin{array}{c} V_{CC} = MAX \\ V_{IN} = 0.5V \end{array} $		$V_{CC} = MAX$ DATA ₀₋₁₅				-410	μΑ
IIL			All other inputs			-360	μΛ	
	Input HIGH current	V _{CC} = MAX	DATA _{0 - 15}				70	μΑ
Ιн	input nigh current	$V_{IN} = 2.7V$	All other inputs				50	μΑ
1,	Input HIGH current	$V_{CC} = MAX, V_{IN} = 5.5$	V				1.0	mA
			DATA	V _O = 2.4V			70	
lozh 4	Off state (high impedance)	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	DATA _{0 - 15}	$V_0 = 0.5V$			-410	
lozL4	output current	V _{CC} = MAX	50	V _O = 2.4V			50	μΑ
			SC ₀₋₆	$V_0 = 0.5V$			-50	
los	Output short circuit current ³	$V_{CC} = V_{CC} MAX + 0.5$	5V, V _O = 0.5V		-25		-85	mA
			T _A = 25°C			300	360	
Icc	Power supply current ⁵	V _{CC} = MAX	$T_A = 0 \text{ to } +70^{\circ}\text{C}$					mA
			T _A = +70°C					

NOTES

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0V$, 25°C ambient and maximum loading.
- 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
- 4. These are three-state outputs internally connected to TTL inputs. Input Characteristics are measured with output enables HIGH.
- 5. Worst case I_{CC} is at minimum temperature.
- 6. These input levels provide zero noise immunity and should only be tested in a static, noise-free environment.

2960

GUARANTEED PERFORMANCE OVER COMMERCIAL TEMPERATURE RANGE OF 0 TO +70°C

The tables that follow specify the guaranteed performance of the 2960 over the commercial


operating range of 0 to $+70^{\circ}$ C, with V_{CC} from 4.75V to 5.25V. All data are in ns with inputs switching between 0V and 3V at 1V/ns and measurements made at 1.5V. All outputs have maximum DC load.

This data applies to the following part numbers: N2960N and N2960I.

COMBINATIONAL PROPAGATION DELAYS - CL = 50pF

TO OUTPUT				
FROM INPUT	SC ₀₋₆	DATA _{0 - 15}	ERROR	MULT ERROR
DATA _{0 - 15}	32	65*	32	50
CB ₀₋₆ (CODE ID ₂₋₀ 000, 011)	28	56	29	47
CB ₀₋₆ (CODE ID ₂₋₀ 010, 100, 101, 110, 111)	28	45	29	34
GENERATE	35	63	36	55
CORRECT (Not internal control mode)		45		_
DIAG MODE (Not internal control mode)	50	78	59	75
PASS THRU (Not internal control mode)	36**	44	29	46
CODE ID ₂₋₀	61	90	60	80
LE IN (From latched to transparent)	39	72*	39	59
LE OUT (From latched to transparent)		31		_
LE DIAG (From latched to transparent; not internal control mode)	45	78	45	65
Internal control mode: LE DIAG (from latched to transparent)	67	96	66	86
Internal control mode: DATA _{0 – 15} (via diagnostic latch)	67	96	66	86

^{*}Data In (or LE In) to Correct Data Out measurement requires timing as shown below.



2960

SET-UP AND HOLD TIMES RELATIVE TO LATCH ENABLES

FROM INPUT	TO (LATCHING UP DATA)	SET-UP TIME	HOLD TIME
DATA _{0 - 15}	LE IN	6	7
CB ₀₋₆	LE IN	5	6
DATA _{0 - 15}	LE OUT	44	5
CB ₀₋₆ (CODE ID 000, 011)	LE OUT	35	0
CB ₀₋₆ (CODE ID 010, 100, 101, 110, 111)	LE OUT	27	0
GENERATE	LE OUT	42	0
CORRECT	LE OUT	26	1
DIAG MODE	LE OUT	69	0
PASS THRU	LE OUT	26	0
CODE ID ₂₋₀	LE OUT	81	0
LE IN	LE OUT	51	5
DATA _{0 - 15}	LE DIAG	6	8

MINIMUM PULSE WIDTHS

LE IN, LE OUT, LE DIAG

OUTPUT ENABLE/DISABLE TIMES Output disable tests performed with


C1 = 5pF and measured to 0.5V change of output voltage level.

INPUT	OUTPUT	ENABLE	DISABLE
OE BYTE 0, OE BYTE 1	DATA _{0 - 15}	30	30
ŌĒ SC	SC ₀₋₆	30	30

Normal Outputs:

TEST LOADING





TEST OUTPUT LOADS

#	LABEL	CIRCUIT	R ₁	R ₂
_	D ₀ – D ₁₅	Fig. 11	430Ω	1kΩ
24 – 30	SC ₀ - SC ₆	Fig. 11	430Ω	1kΩ
32	ERROR	Fig. 12	470Ω	зкΩ
33	MULTERROR	Fig. 12	470Ω	ЗkΩ

P = 0.55''

PACKAGE DATA

TYPE: Plastic and Ceramic

Configuration: DIP Width: C = 0.6"

2.4" Length:

Pin Centers: 2.54 BSC

ORDERING INFORMATION

Commercial:

N2960N (Plastic) N2960I (Ceramic)

1. C_L = 50pF includes scope probe, wiring and stray capacitances without devices in test

- fixture. 2. S_1 , S_2 , S_3 are closed during function test and all AC tests, except output enable tests. 3. S_1 and S_3 are closed while S_2 is open for t_{P2H} test. S_1 and S_2 are closed while S_3 is open for t_{P2L} test. $R_2 = 1$ K for three-state output. R_2 is determined by the t_{OH} at t_{OH} = 2.4V for non-three-state output. 5. R_1 is determined by t_{OL} (MIL) with t_{OC} = 5.0V minus the current to ground through t_{OL} = 5.0pF for output disable tests.

APPLICATIONS

Byte Write

Byte operations are increasingly common for 16 and 32-bit processors. These complicate memory operations because check bits are generated for a complete 16 or 32 or 64-bit memory word, not for a single byte.

To write a byte into memory with EDC requires the following steps — See Figures 13 and 14.

- · Latch the byte into the bus buffers
- · Read the complete word from memory
- Correct the complete data word if necessary
- Insert the byte to be written into the data word
- Generate new check bits for the entire data word
- Store the data word back into memory.

(In fact these steps must be taken for any piece of data being written into memory that is not as wide as a full memory word).

The EDC is designed with the intent of keeping byte operations simple in error detection/correction systems. The EDC has separate output enables for each byte in the Data Output Latch. As shown in Figures 13 and 14, this allows the data word to be read from memory, the new byte to be inserted among the old, and new check bits to be generated using less time and less hardware than if separate byte enables were not available.

Diagnostics

EDC is used to boost the reliability of the overall system. It is necessary to also be able to check the operation of the EDC itself. For this reason the EDC has an internal control mode, a diagnostic latch, and two diagnostic modes.

To check that the EDC is functioning properly, the processor can put the EDC under software control by setting CODE ID_{2-0} to 001. This puts the EDC into Internal Control Mode. In Internal Control Mode the EDC is controlled by the contents of the Diagnostic

	CHECK BITS REQUIRED				
DATA BITS	Single Error Corrections Only	Single Error Correct & Double Error Detect			
8	4	5			
16	5	6			
32	6	7			
64	7	8			

Latch, which is loaded from the DATA inputs under processor control.

The EDC is set into CORRECT Mode. The processor loads in a known set of check bits into the Diagnostic Latch, a known set of data bits into the Data in Latch, and forces data errors. The output of the EDC (syndromes, error flags, corrected data) is then compared against the expected responses. By exercising the EDC with a string of data/check combinations and comparing the output against the expected responses, the EDC can be fully checked out.

Eight Bit Data Word

Eight bit MOS microprocessors can use EDC too. Only five check bits are required. The EDC configuration for eight bits is shown in Figure 15. It operates as does the normal 16-bit configuration with the upper byte fixed at n

Other Word Widths

EDC on data words other than 8, 16, 32, of 64 bits can be accomplished with the 2960. In most cases the extra data bits can be forced to a constant and EDC will proceed as normal. For example a 24-bit data word is shown in Figure 16.

Single Error Correction Only

The EDC normally corrects all single bit errors and detects all double bit and some triple bit errors. To save one check bit per word the ability to detect double bit errors can be sacrificed — single errors are still detected and corrected.

Figure 17 shows single error correction only configurations for 8, 16, 32, and 64-bit data words respectively.

Check Bit Correction

The EDC detects single bit errors whether the error is a data bit or a check bit. Data bit errors are automatically corrected by the EDC. To generate corrected check bits once a single check bit error is detected, the EDC need only be switched to GENERATE mode (data in the DATA INPUT LATCH is valid).


The syndromes generated by the EDC may be decoded to determine whether the single bit error is a check bit.


In many memory systems, a check bit error will be ignored on the memory read and corrected during a periodic "scrubbing" of memory — see System Design Considerations).


Multiple Errors


The bit-in-error decode logic uses syndrome bits SO through S32 to correct errors, SX is only used in developing the multiple error signal. This means that some multiple errors will cause a data bit to be inverted.

For example, in the 16-bit mode if data bits 8 and 13 are in error the syndrome 111100 (SX, S0, S1, S2, S4 S8) is produced. This is flagged a double error by the error detection logic, but the decoded bit-in-error only receives syndrome 11100 (S0, S1, S2, S4, S8) which it decodes as a single error in data bit 0 and inverts that bit. If it is desired to inhibit this inversion, the multiple error output may be connected to the correct input as in Figure 18. This will inhibit correction when a multiple error occurs. Extra time delay may be introduced in the data to correct data path when this is done.












Error Detection and Corre on (EDC) Unit

2960







Signetics

2964B Dynamic Memory Controller

Product Specification

Logic Products

FEATURES

- Operating Options controls 16K or 64K DRAMs
- 8-Bit Refresh Counter refresh address generation, clear input, and selectable terminal count (128 or 256) output
- Row Address Decoder four Active Row Address Select (RAS) outputs during refresh
- On-Chip Latches dual 8-bit address latches and RAS decoder latches
- User-Selectable Refresh Modes burst, distributed or transparent
- 3-port, 8-bit address multiplexer with Schottky speed
- Non-inverting address for RAS and CAS signal paths

PRODUCT DESCRIPTION


The Signetics 2964B Dynamic Memory Controller (DMC) provides address multiplexing, refresh address generation, and RAS/CAS control for dynamic RAMs of any data width. The eight-bit address path is designed for 64K DRAMs but can be used equally well with 16K DRAMs. Sixteen address input latches and two row address select latches (for higher order addresses) allow the DMC to control up to 256K words of memory (with 64K DRAMs) by using the internal RAS decoder to select from one-of-four banks of DRAMs.

FUNCTIONAL OPERATION

The Signetics 2964B Dynamic Memory Controller (Figure 1) replaces a dozen MSI devices by grouping several unique functions. Two 8-bit latches capture and hold the memory address. These latches and a clearable, 8-bit refresh counter feed into an 8-bit, 3-input, Schottky speed MUX, for output to the DRAM address lines.

The 2964B also includes a special RAS decoder and CAS buffer. Placing these functions on the same chip minimizes the time skew between output functions which would otherwise be separate MSI chips, and therefore, allows a faster memory cycle time by the amount of skew eliminated.

The RAS Decoder allows upper addresses to select one-of-four banks of DRAM by determining which bank receives an RAS input. During refresh (RFSH = LOW), the decoder mode is changed to four-of-four and all banks of



2964B

2964B PACKAGE/PIN DESIGNATIONS

				PIN NO.	IDENTIFIE	R FUNCTION
	RAS, [AO RAS, 39 RAS,	6	CASO	The Column Address Strobe output. The active LOW CASO output strobes the Column Address into the dynamic RAM. CASO is inhibited during refresh (RFSH = LOW).
	RASI RSEL。 RSEL, CASO		39 A ₀ 37 O ₀ 36 LE 35 A ₀	7	CASI	The Column Address Strobe. An active LOW input at CASI will result in an active LOW output at CASO, unless a refresh cycle is in progress (RFSH = LOW).
	CASI [CLR [TC [Vcc [SI TELLETTELLE Y CONTROLLI	34 A ₁ 33 O ₁ 32 A ₂ 33 A ₂	8	CLR	The refresh counter Clear input. An active LOW input at CLR resets the refresh counter to all LOW (refresh address output to all HIGH).
	A ₁₅ [0, [A ₇ [0, [MSEL [296 DYNAMIC MEMOR	29 O ₂ 28 A ₁₀ 27 A ₃ 28 O ₃ 28 FFSH	9	TC	The Terminal Count output. A LOW output at TC indicates that the refresh counter has been sequenced through either 128 or 256 refresh addresses depending on A ₁₅ . The TC output remains active LOW until the refresh counter is advanced by the rising edge of RASI or RFSH.
	4 [7	24 A ₁₁	10	V _{CC}	+5V power supply
	A ₁₃ [O _S [A _S [9	23 A. 22 O. 21 A. ₂	11, 14, 18, 21, 24, 28, 32 and 35	A ₁₅ – A ₈	The high-order Address inputs are used to latch eight Column Address inputs for the DRAM. These inputs drive the outputs $O_0 - O_7$ when MSEL is LOW — see next paragraph.
PIN NO. 1, 2,		FUNCTION	e outputs (RAS _i). Each			A_{15} is a dual input. With normal TTL level inputs. A_{15} acts as an address input for 64K DRAMs. If A_{15} is pulled up to +12V through a 1K resistor, the terminal count output $\overline{\text{TC}}$ will go LOW every 128 counts (for 16K DRAMs) instead of every 256 counts.
39 and 40		provides a Row Ad the four banks of me LOW only when s RSEL ₁ and only w LOW. All RAS ₀₋₃	dress Strobe for one of mory. Each will go active elected by RSEL ₀ and HASI goes active utputs go active low in when RFSH goes LOW.	19, 22, 26, 29, 33 and 37	O ₇ - O ₀	The DRAM address outputs. The eight-bit width is designed for DRAMs up to 64K.
3	RASI	The Row Address normal memory cy Decoder output, RAS ₃ , will go active	s Strobe input. During cles, the selected RAS RAS ₀ , RAS ₁ , RAS ₂ or LOW in response to an	13, 17, 20, 23, 27, 31, 34 and 38	A ₇ – A ₀	The low-order Address inputs are used to latch eight Row Address inputs for the DRAM. These inputs drive the outputs $O_0 - O_7$ when MSEL is HIGH.
4 and	RSEL ₀	(RFSH = LOW), all response to RASI =	at RASI. During refresh RAS outputs go LOW in LOW. r Select inputs. Data	16	MSEL	The Multiplexer-SELect input determines whether low-order or high-order address inputs appear at the multiplexer outputs $O_0 - O_7$. When MSEL is HIGH, the low-order
5	and RSEL ₁	(latched) at these order addresses) is Decoder to "RAS S	inputs (normally higher- inputs (normally higher- is decoded by the RAS elect' one of four banks io, RAS ₁ , RAS ₂ or RAS ₃ .			$O_0 = O_7$. When MSEL is Figh, the low-order address latches ($A_0 = A_7$) are connected to the outputs. When MSEL is LOW, the high-order address latches are connected to the outputs.

2964B

2964B PACKAGE/PIN DESIGNATIONS (Continued)

PIN NO.	IDENTIFIER	FUNCTION	PIN NO.	IDENTIFIER	FUNCTION
25	RFSH	The Refresh control input. When active	30	GND	Ground.
		LOW, the RFSH input switches the address output multiplexer to output the inverted contents of the 8-bit refresh counter. RFSH LOW also inhibits the CAS buffer and changes the mode of the RAS decoder from one-of-four to four-of-four so that all four RAS decoder outputs, RAS ₀ , RAS ₁ , RAS ₂ and RAS ₃ , go LOW in response to a LOW input at RASI. This action refreshes one row address in each of the four RAS decoded memory banks. The refresh counter is advanced at the end of each cycle by the LOW-to-HIGH transition of RFSH or RASI (whichever occurs first). In burst mode refresh. RFSH may be held LOW and refresh accompanied by togqling RASI.	36	LE	The address latch enable input. An active HIGH input at LE causes the two 8-bit address latches and the 2-bit RAS Select input latch to go transparent, accepting new input data. A LOW input on LE latches the input data which meets set-up and hold time requirements.

memory receive an RAS input for refresh in response to an RASI active LOW input. CAS is inhibited during refresh.

Burst mode refresh is accomplished by holding RFSH low and toggling RASI.

 A_{15} is a dual function input which controls the refresh counter's range. For 64K DRAMs, it is

an address input. For 16K DRAMs, it can be pulled to +12V through 1K to terminate the refresh count at 128 instead of 256.

TRUTH TABLES: RAS OUTPUT FUNCTIONS

RFSH	RASI	RSEL ₁	RESEL ₀	RAS ₀	RAS ₁	RAS ₂	RAS ₃
L	н	×	х	н	н	н	н
L	L	×	х	L	L	L	L
Н	н	х	×	н	н	н	н
н	L	L	L	L	н	н	н
н	L	L	Н	н	L	Н	н
Н	L	Н	L	Н	Н	L	н
н	L	Н	н	н	н	Н	L

CASO FUNCTION

RFSH	CASI	CASO
Н	L	L
н	Н	Н
L	X	Н

ADDRESS OUTPUT FUNCTIONS

MSEL	RFSH	0 ₀ – 0 ₇
H	н	A ₀ – A ₇
L	Н	A ₈ – A ₁₅
X	L	Refresh Address

2964B

REFRESH ADDRESS COUNTER FUNCTION

A ₁₅	CLR	RFSH	RASI	TC	REFRESH COUNT	FUNCTION
Х	L	×	х	х	FF _H	Clear counter
X	н		x	х	NC	Output refresh address no change for counter
х	н		L	×	Count – 1	Return to memory cycle mode and decrement counter
х	н	L		×	NC	Output all RASI to RAM no change for counter
х	н	L		×	Count – 1	Return RAS _i to HIGH and decrement counter
L or H	н	×	×	L	00 _H	Terminal count for 256 line refresh
+ 12V*	н	×	x	L	00 _H and 80 _H	Terminal count for 128 line refresh

^{*}Through 1K Ω resistor.

ABSOLUTE MAXIMUM RATINGS (Above which useful life may be impaired)

Storage temperature	-65 to +150°C
Temperature (ambient) under bias	~55 to +125°C
Supply voltage to ground potential	-0.5 to +7.0V
DC voltage applied to outputs for high output state	+0.5V to +V _{CC} MAX
DC input voltage	-0.5 to 5.5V
DC output current, into outputs	30mA
DC input current	-30 to +5.0mA

7

Dynamic Memory Controller

2964B

DC ELECTRICAL CHARACTERISTICS Commercial: T_A = 0 to + 70°C, V_{CC} = 5.0V (±5%), (Min = 4.75V), (Max = 5.25V)

DESCRIPTION			2964B			UNIT	
		TEST	CONDITIONS ¹	Min	Typ ²	/p ² Max	
V _{OH}	Output HIGH voltage	V _{CC} = MIN V _{IN} = V _{IH} or V _{IL} I _{OH} = -1mA	TC Others	2.5			V
V _{OH}	Output HIGH voltage	V _{CC} = MIN V _{IN} = V _{IH} or V _{IL} I _{OH} = -15mA	All outputs except TC	2.0			v
V _{OL}	Output LOW voltage	V _{CC} = MIN V _{IN} = V _{IH} or l _{IL}	All outputs except TC, I _{OL} = 16mA			0.5	٧
			TC, I _{OL} = 8mA			0.5	V
VIH	Input HIGH level	Guaranteed input to voltage for all input		2.0			٧
V _{IL}	Input LOW level		Guaranteed input logical LOW voltage for all inputs			0.8	٧
VI	Input clamp voltage	V _{CC} = MIN, I _{IN} = -1	8mA			-1.5	V
	Input LOW current		RASI			-3.2	m/
l _{IL}		V _{CC} = MAX V _{IN} = 0.4V	CASI, MSEL, RESH	1		-1.6	m/
'IL			A ₀ - A ₁₅ , CLR RSEL _{0.1} , LE			-0.4	mA
	Input HIGH current	V _{CC} = MAX V _{IN} = 2.7V	RASI			100	μΑ
l _{IH}			CASI, MSEL, RFSH			50	μΑ
'IH			A ₀ - A ₁₅ , <u>CLR</u> RSEL _{0.1} , LE			20	μΑ
		V _{CC} = MAX	RASI			2.0	m/
l ₁	input HIGH current	$V_{IN} = -5.5V$	CASI, MSEL, RESH			1.0	m/
ч	input man current	V _{CC} = MAX V _{IN} = 5.5V	A ₀ - A ₁₅ , CLR RSEL _{0.1} , LE			0.1	m/
Isc	Output short circuit current	V _{CC} = MAX (note 3)	-40		-100	m/
		25°C, 5V			122		m/
lcc	Power supply current (note 4)	0 to 70°C	Com'l			173	m/
	(11018 4)	70°C				165	m/
IT	A ₁₅ Enable current	A ₁₅ connected to	+12V through 1KΩ±10%	1		5	m/

NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under DC Electrical Characteristics for the applicable device type.
- 2. Typical limits are at $V_{CC} = 5.0V$, 25°C ambient and maximum loading.
- 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
- 4. ICC is worst case when the Address inputs are latched HIGH, the refresh counter is at terminal count (255), RASi and CASi are HIGH and all other inputs are LOW.

2964B

AC ELECTRICAL CHARACTERISTICS

Tables 1 and 2 specify performance characteristics of the Signetics 2964B over the

operating range for capacitive loads of 50 and 150 picofarads, respectively. Note that the minimum specified limits for t_{FW} , t_{S} , and t_{H} are for minimum system operating require-

ments and that limits for t_{SKEW} and t_{PD} are guaranteed test limits for the device. All AC parameters are specified at 1.5 volts.

Table 1. Performance Characteristics for Capacitive Loading of 50 Picofarads

PARAMETER		T	СОММ	UNIT		
— See Figure 2.	DESCRIPTION	$T_A = +25^{\circ}C$ $V_{CC} = 5.0V$	T _A = 0°C to +70°C V _{CC} = 5.0V ±5%			
		Тур	Min	Max		
1 t _{PD}	A _i to O _i Delay	14		19	ns	
2 t _{PHL}	RASI to RAS _i (RFSH = H)	14		20	ns	
3 t _{PHL}	RASI to RAS _i (RFSH = L)	14		20	ns	
4 t _{PD}	MSEL to Oi	17	9		ns	
5 t _{PD}	MSEL to Oi	17		21	ns	
6 t _{PHL}	CASI to CASO (RFSH = H)	12		17	ns	
7 t _{PHL}	$RSEL_i$ to \overline{RAS}_i (LE = H, \overline{RAS}_i = L)	15		20	ns	
8 t _{PLH}	RFSH to TC (RASi = L)	30		40	ns	
9 t _{PLH}	RASI to TC (RFSH = L)	25		35	ns	
10 t _{PW}	RASI = L (RFSH = L)	10	50		ns	
11 t _{PW}	RASI = H (RFSH = L)	10	50		ns	
12 t _{PD}	RFSH to O _i (RASI = X)	17		21	ns	
13 t _{PHL}	RFSH to RAS _i (RASI = L)	19		26	ns	
14 t _{PW}	CLR = L	10	30		ns	
15 t _{PLH}	RFSH to CASO (RASI = L CASI = L, Note 1)	16		21	ns	
16 t _{PD}	LE to O _i	25		35	ns	
17 t _{PHL}	LE to RAS _i	30		40	ns	
18 t _{PLH}	CLR to TC	35		45	ns	
19 t _{PLH}	CLR to O _i (RFSH = L)	31		44	ns	
20 t _S	A _i to LE Set-up time	0	5		ns	
21 t _H	A _i to LE Hold time	5	12		ns	
22 t _S	RSELi to LE Set-up time	0	5		ns	
23 t _H	RSEL _i to LE Hold time	10	17		ns	
24 t _S	CLR Recovery time	10	16		ns	
25 t _{SKEW}	O _i to RAS _i (RFSH = H, Note 2)	2		5	ns	
26 t _{SKEW}	O _i to CASO (Note 2)	6		8	ns	
27 t _{SKEW}	O _i to RAS _i (RFSH = L, Note 3)	6		8	ns	
28 t _{SKEW}	O _i to RAS _i (MSEL = Z, Note 4)	1		5	ns	

7

Dynamic Memory Controller

2964B

AC ELECTRICAL CHARACTERISTICS (Continued)

Table 2. Performance Characteristics for Capacitive Loading of 150 Picofarads

PARAMETER			СОММ	UNIT	
— See Figure 2.	DESCRIPTION	T _A = +25°C V _{CC} = 5.0V	T _A = 0°C V _{CC} = 5		
		Тур	Min	Max	
1 t _{PD}	A _i to O _i Delay	20		25	ns
2 t _{PHL}	RASI to RAS; (RFSH = H)	18		24	ns
3 t _{PHL}	RASI to RAS; (RFSH = L)	18		24	ns
4 t _{PD}	MSEL to Oi	23	12		ns
5 t _{PD}	MSEL to Oi	23		27	ns
6 t _{PHL}	CASI to CASO (RFSH = H)	17		24	ns
7 t _{PHL}	$RSEL_i$ to \overline{RAS}_i (LE = H, $\overline{RAS}i$ = L)	19		27	ns
8 t _{PLH}	RFSH to TC (RASI = L)	34		45	ns
9 t _{PLH}	RASI to TC (RFSH = L)	32		45	ns
10 t _{PW}	RASI = L (RFSH = L)	10	50		ns
11 t _{PW}	RASI = H (RFSH = L)	10	50		ns
12 t _{PD}	RFSH to O _i (RASI = X)	21		27	ns
13 t _{PHL}	RFSH to RAS, (RASI = L)	25		33	ns
14 t _{PW}	CLR = L	10	30		ns
15 t _{PLH}	RFSH to CASO (RASI = L CASI = L, Note 1)	21		27	ns
16 t _{PD}	LE to O _i	30		40	ns
17 t _{PHL}	LE to RASi	34		45	ns
18 t _{PLH}	CLR to TC	39		55	ns
19 t _{PLH}	CLR to O _i (RFSH = L)	38		50	ns
20 t _S	A _i to LE Set-up time	0	5		ns
21 t _H	A _i to LE Hold time	5	12		ns
22 t _S	RSELi to LE Set-up time	0	5		ns
23 t _H	RSELi to LE Hold time	10	17		ns
24 t _S	CLR Recovery time	10	16		ns
25 t _{SKEW}	O _i to RAS _i (RFSH = H, Note 2)	3		6	ns
26 t _{SKEW}	O _i to CASO (note 2)	6		8	ns
27 t _{SKEW}	O _i to RAS _i (RFSH = L, Note 3)	6		9	ns
28 t _{SKEW}	O _i to RAS _i (MSEL TL, Note 4)	1		5	ns

NOTES


1. RFSH inhibits CASO during refresh. Specification is for CASO inhibit time.

^{2.} O_i to RAS_i (RFSH = HIGH) skew is guaranteed maximum difference between fastest RASI to RAS_i delay and slowest A_i to O_i delay within a single device. O_i to CASO skew is maximum difference between fastest CASI to CASO delay and slowest MSEL to O_i delay within a single device. See application section entitled Memory Cycle Timing for correlation to System Timing requirements.

^{3.} O_i to RAS_i (RFSH = LOW) skew is guaranteed maximum difference between fastest RASI to RAS_i delay and slowest RFSH to O_i delay within a single device. See application section on Refresh Timing for correlation to system refresh timing requirements.

^{4.} O, to RAS; (MSEL TL) skew is guaranteed maximum difference between fastest MSEL TL to O; delay and slowest RAS; to RAS; delay within a single device.

TIMING DIAGRAM




2964B


MEMORY CYCLE TIMING


The relationship between DMC specifications and system timing requirements are shown in Figure 3. T₁, T₂, and T₃ represent the minimum timing requirements at the DMC inputs to guarantee that DRAM timing requirements are met and that maximum system performance is achieved.

The minimum requirements for T₁, T₂, and T₃ are as follows:

 $T_1MIN = t_{RAH} + t_{28}$ $T_2MIN = t_1 + t_{26} + t_{ASC}$ $T_3MIN = t_{ASR} + t_{25}$ where, t_{RAH} = Row Address Hold Time t_{ASC} = Column Address Set-up Time tase = Row Address Set-up Time







b. Desired System Timing

Figure 3. Memory Cycle Timing

RI SESH CYCLE TIMING


Th. Ching relationships for refresh are shown in Figure 4.


T₄ minimum is calculated as follows:

14 = tASR + t27

Burst refresh timing is shown in Figure 5.

AC WAVEFORMS





December 4, 1985 7-80

2964B

ORDERING INFORMATION

Commercial:

N2964BN (Plastic) N2964BI (Ceramic)

PACKAGE DATA

Type: Plastic or Ceramic Configuration: DIP Width: 0.6 in. Length: 2.0 in. Pin Centers: 0.1 in.

APPLICATIONS

Speed with Minimum Skew

The DMC provides Schottky speed in all of the critical paths. In addition, time skew between the Address, RAS and CAS paths is minimized (and specified) by placing these functions on the same chip. The inclusion of the CAS buffer allows matching of its propagation delay, and also provides the CAS inhibit function during RAS—only refresh.

Input Latches

The eighteen input latches are transparent when LE is HIGH and latch the input data, meeting the set-up and hold time requirements when LE goes LOW. In systems with separate address and data buses, LE may be permanently enabled HIGH.

Refresh Counter

The 8-bit refresh counter provides both 128 and 256 line refresh capability. Refresh con-

trol is external to allow maximum user flexibility. Transparent (hidden), burst, synchronous or asynchronous refresh modes are all possible.

The refresh counter is advanced at the LOW-to-HIGH transition of RFSH (or RASI). This assures a stable counter output for the next refresh cycle. The counter will continue to cycle through 256 addresses unless reset to zero by CLR. This actually causes all output to go HIGH since the output MUX is inverting. (Address inputs to outputs are non-inverting since both the input latches and output MUX are inverting.)

Refresh Terminal Count

The refresh counter also provides a Terminal Count output for burst mode refresh applications. TC normally occurs at count 255 (00 $_7$ to 0_7 all LOW when RFSH is LOW). TC can be made to occur at count 127 for 128 line burst mode refresh by pulling A_{15} up to \pm 12V through a 1K $\Omega\pm$ 10% resistor. The counter actually cycles through 256 with TC determined by A_{15} . Otherwise A_{15} functions as an address input when driven at normal TTL levels

Three-Input 8-Bit Address Multiplexer

The address MUX is 8-bits wide (for 64K DRAMs) and has three data sources, the lower address input latch (A_0 to A_7), the upper address input latch (A_8 to A_{15}), and the internal refresh counter. The lower address latch is selected when MSEL is HIGH. This is

normally the Row address. The upper address latch is selected when MSEL is LOW. This is normally the Column address. The third source — the refresh counter is selected when RFSH is LOW and overrides MSEL.

When RFSH goes LOW, the MUX selects the refresh counter address and CASO is inhibited. Also, the RAS Decoder function is changed from one-of-four to four-of-four so all RAS outputs RAS_0-RAS_3 go low to refresh all banks of memory when RASI goes LOW. When RFSH is HIGH, only one RAS output goes low, determined by the RAS Select inputs, $RSEL_0$ and $RSEL_1$. In either case the RAS Decoder output timing is controlled by RASI to make sure the refresh count appears at 000-07 before RAS_0-RAS_3 goes LOW. This assures meeting Row address Set-up time requirement of the DRAM (t_{ASR}).


Maximum Performance System


The typical organization of a maximum performance 16-bit system including Error Detection and Correction is shown in Figure 6. Delay lines provide the most accurate timing and are recommended for RAS, MSEL, and CAS timing in this type of system.

Controlling 16K RAMS or Smaller Systems

16K DRAMs require seven address inputs and 128 line refresh. Also A_0 is often used to designate upper or lower byte transactions in 16-bit systems. These modifications are shown in Figure 7.

7





N3001 Microprogram Control Unit

Product Specification

Logic Products

FEATURES

- Schottky TTL process
- 45ns cycle time (typ.)
- Direct addressing of standard bipolar PROM or ROM
- 512 microinstruction addressability
- Advanced organization:
 - 9-bit microprogram address register and bus organized to address memory by row and column
 - 4-bit program latch
 - 2-flag registers
- 11 address control functions:
 - 3 jump and test latch functions
 - 16 way jump and test instructions
- 8 flag control functions:
 - 4 flag input functions
 - 4 flag output functions


DESCRIPTION

The N3001 MCU is 1 element of a bipolar microcomputer set. When used with the N3002, 74S182, ROM or PROM memory, a powerful microprogrammed computer can be implemented.


The N3001 MCU controls the fetch sequence of microinstructions from the microprogram memory. Functions performed by the N3001 include:

- Maintenance of microprogram address register
- Selection of next microinstruction address
- Decoding and testing of data supplied via several input buses
- Saving and testing of carry output data from the central processing (CP) array
- Control of carry/shift input data to the CP array
- Control of microprogram interrupts

PIN CONFIGURATION



BLOCK DIAGRAM



7

Signetics Logic Products Product Specification

Microprogram Control Unit

N3001


PIN DESIGNATION

PIN	SYMBOL	NAME AND FUNCTION	TYPE
1 – 4	PX ₄ – PX ₇	Primary Instruction Bus Inputs: Data on the primary instruction bus is tested by the JPX function to determine the next microprogram address.	Active low
5, 6, 8, 10	$\overline{SX}_0 - \overline{SX}_3$	Secondary Instruction Bus Inputs: Data on the secondary instruction bus is synchronously loaded into the PR-latch while the data on the PX-bus is being tested (JPX). During a subsequent cycle, the contents of the PR-latch may be tested by the JPR, JLL, or JRL functions to determine the next microprogram address.	Active low
7, 9, 11	PR ₀ – PR ₂	PR-Latch Outputs: The PR-latch outputs $(SX_0 - SX_2)$ are synchronously enabled by the JCE function. They can be used to modify microinstructions at the outputs of the microprogram memory or to provide additional control lines.	Open Collector
12, 13 15, 16	FC ₀ – FC ₃	Flag Logic Control Inputs: The flag logic control inputs are used to cross-switch the flags (C and Z) with the flag logic input (FI) and the flag logic output (FO).	Active high
14	FO	Fiag Logic Output: The outputs of the flags (C and Z) are multiplexed internally to form the common flag logic output. The output may also be forced to a logical 0 or logical 1.	Active low Three-state
17	FI	Flag Logic Input: The flag logic input is demultiplexed internally and applied to the inputs of the flags (C and Z). Note: The flag input data is saved in the F-latch when the clock input (CLK) is low.	Active low
18	ISE	Interrupt Strobe Enable Output: The interrupt strobe enable output goes to logical 1 when one of the JZR functions are selected (see Functional Description). It can be used to provide the strobe signal required by interrupt circuits.	Active high
19	CLK	Clock Input	
20	GND	Ground	
21 – 24 37 – 39	AC ₀ – AC ₆	Next Address Control Function Inputs: All jump functions are selected by these control lines.	Active high
25	EN	Enable Input: When in the high state, the enable input enables the microprogram address, PR-latch and flag outputs.	
26 – 29	MA ₀ – MA ₃	Microprogram Column Address Outputs	Three-state
30 – 34	MA ₄ – MA ₈	Microprogram Row Address Outputs	Three-state
35	ERA	Enable Row Address Input: When in the low state, the enable row address input independently disables the microprogram row address outputs. It can be used to facilitate the implementation of priority interrupt systems.	Active high
36	LD	Microprogram Address Load Input: When the active high state, the microprogram address load input inhibits all jump functions and synchronously loads the data on the instruction buses into the microprogram address register. However, it does not inhibit the operation of the PR-latch or the generation of the interrupt strobe enable.	Active high
40	V _{CC}	+5 Volt supply	

THEORY OF OPERATION

The MCU controls the sequence of microinstructions in the microprogram memory. The MCU simultaneously controls 2 flip-flops (C, 2) which are interactive with the carry-in and carry-out logic of an array of CPEs. The functional control of the MCU provides both unconditional jumps to new memory locations and jumps which are dependent on the state of MCU flags or the state of the "PR" latch. Each intruction has a "jump set" associated with it. This "jump set" is the total group of memory locations which can be addressed by that instruction.

The MCU utilizes a two-dimensional addressing scheme in the microprogram memory. Microprogram memory is organized as 32 rows and 16 columns for a total of 512 words. Word length is variable according to application. Address is accomplished by a 9-bit address organized as a 5-bit row and 4-bit column address.



FUNCTIONAL DESCRIPTION

The following is a description of each of the eleven address control functions. The symbols shown below are used to specify row and column addresses.

MNEMONIC	FUNCTION
row _n	5-bit next row address where n is the decimal row address.
col _n	4-bit next column address where n is the decimal column address.

Unconditional Address Control (Jump) Functions

The jump functions use the current microprogram address (i.e., the contents of the microprogram address register prior to the rising edge of the clock) and several bits from the address control inputs (ACO – AC6) to generate the next microprogram address.

JUMP FUNCTION TABLE

MNEMONIC	NAME AND FUNCTION
JCC	Jump in current column. $AC_0 - AC_4$ are used to select 1 of 32 row addresses in the current column, specified by $MA_0 - MA_3$, as the next address.
JZR	Jump to zero row. AC_0 – AC_3 are used to select 1 of 16 column addresses in row ₀ , as the next address.
JCR	Jump in current row. $AC_0 - AC_3$ are used to select 1 of 16 addresses in the current row, specified by $MA_4 - MA_8$, as the next address.
JCE	Jump in current column/row group and enable PR-latch outputs. $AC_0 - AC_2$ are used to select 1 of 8 row addresses in the current row group, specified by $MA_7 - MA_8$, as the next row address. The current column is specified by $MA_0 - MA_3$. The PR-latch outputs are asynchronously enabled.

JUMP/TEST FUNCTION TABLE

MNEMONIC	NAME AND FUNCTION
JFL	Jump/test F-latch. $AC_0 - AC_3$ are used to select 1 of 16 row addresses in the current row group, specified by MA_8 , as the next row address. If the current column group, specified by MA_3 , is $\cos l_0 - \cos l_7$, the F-latch is used to select $\cos l_2$ or $\cos l_3$ as the next column address. If MA_3 specifies column group $\cos l_3 - \cos l_1$, the F-latch is used to select $\cos l_1$ or $\cos l_1$ as the next column address.
JCF	Jump/test C-flag, $AC_0 - AC_2$ are used to select 1 of 8 row addresses in the current row group, specified by MA_7 and MA_8 , as the next row address. If the current column group specified by MA_3 is $col_0 - col_7$, the C-flag is used to select col_2 or col_3 as the next column address. If MA_3 specifies column group $col_9 - col_{15}$, the C-flag is used to select col_{10} or col_{11} as the next column address. JZF
JZF	Jump/test Z-flag. Identical to the JCF function described above, except that the Z-flag, rather than the C-flag, is used to select the next column address.
JPR	Jump/test PR-latch. $AC_0 - AC_2$ are used to select 1 of 8 row addresses in the current row group, specified by MA_7 and MA_8 , as the next row address. The 4 PR-latch bits are used to select 1 of 16 possible column addresses as the next column address.
JLL	Jump/test rightmost PR-latch bits. $AC_0 - AC_2$ are used to select 1 of 8 row addresses in the current row group, specified by MA_7 and MA_8 , as the next row address. PR_2 and PR_3 are used to select 1 of 4 column addresses in col_4 through col_7 as the next column address.
JRL	Jump/test rightmost PR-latch bits. AC_0 and AC_1 are used to select 1 of 4 high – order row addresses in the current row group, specified by MA_7 and MA_8 , as the next row address. PR_0 and PR_1 are used to select 1 of 4 possible column addresses in col_{12} through col_{16} as the next column address.
JPX	Jump/test PX-bus and load PR-latch. AC_0 and AC_1 are used to select 1 of 4 row addresses in the current row group, specified by MA_6-MA_8 , as the next row address. PX_4-PX_7 are used to select 1 of 16 possible column addresses as the next column address. SX_0-SX_3 data is locked in the PR-latch at the rising edge of the clock.

7

Microprogram Control Unit

N3001

Flag Conditional Address Control (Jump Test) Functions

The jump/test flag functions use the current microprogram address, the contents of the selected flag or latch, and several bits from the address control function to generate the next microprogram address.

PX-Bus and PR-Latch Conditional Address Control (Jump/Test) Functions

The PX-bus jump/test function uses the data on the primary instruction bus (PX₄ – PX₇), the current microprogram address control function to generate the next microprogram address. The PR-latch jump/test functions use the data in the PR-latch, the current microprogram address, and several selection bits from the address control function to generate the next microprogram address.

Flag Control Functions

The flag control functions of the MCU are selected by the 4 input lines designated FC₀ - FC₃. Function code formats are given in "Flag Control Function summary".

The following is a detailed description of each of the 8 flag control functions.

Flag Input Control Functions

The flag input control functions select which flag or flags will be set to the current value of the flag input (FI) line.

Data on FI is stored in the F-latch when the clock is low. The content of the F-latch is loaded into the C and/or Z flag on the rising edge of the clock.

Flag Output Control Functions

The flag output control functions select the value to which the flag output (FO) line will be forced.

FLAG CONTROL FUNCTION

MNEMONIC	FUNCTION DESCRIPTION						
SCZ	Set C-flag and Z-flag to FI. The C-flag and the Z-flag are both set to the value of FI.						
STZ	Set Z-flag to Fl. The Z-flag is set to the value of Fl. The C-flag is unaffected.						
STC	Set C-flag to Fi. The C-flag is set to the value of Fi. The Z-flag is unaffected.						
HCZ	Hold C-flag and Z-flag. The values in the C-flag and Z-flag are unaffected.						

FLAG OUTPUT CONTROL FUNCTION TABLE

MNEMONIC	FUNCTION DESCRIPTION					
FF0	Force FO to 0. FO is forced to the value of logical 0.					
FFC	Force FO to C. FO is forced to the value of the C-flag.					
FFZ	Force FO to Z. FO is forced to the value of the Z-flag.					
FF1	Force FO to 1. FO is forced to the value of logical 1.					

FLAG CONTROL FUNCTION SUMMARY

TYPE	MNEMONIC	DESCRIPTION	FC ₁	0
	SCZ	Set C-flag and Z-flag to f	0	0
Flag	STZ	Set Z-flag to f	0	0
Input	STC	Set C-flag to f	1	1
·	HCZ	Hold C-flag and Z-flag	1	1 1
TVDE	MNEMONIC	DESCRIPTION	EC	T

TYPE	MNEMONIC	DESCRIPTION	FC ₃	2
	FF0	Force FO to 0	0	0
Flag	FFC	Force FO to C-flag	1	0
Output	FFZ	Force FO to Z-flag	0	1
	FF1	Force FO to 1	1	1

LOAD FUNCTION		NE	XT RO	ow .			NEXT	COL	
LD	MA ₈	7	6	5	4	MA ₃	2	1	0
0		s	ee Add	Iress C	ontrol F	unction	Summa	ary	
1	0	Х _З	X_2	X_1	X ₀	X ₇	X ₆	X ₅	X_4

NOTES:

f = Contents of the F-latch xn = Data on PX - or

xn ≈ Data on PX - or SX - bus line n (active low)

ADDRESS CONTROL FUNCTION SUMMARY

	DECODINE	FUNCTION				NEXT ROW				NEXT COL							
MNEMONIC	DESCRIPTION	AC ₆	5	4	3	2	1	0	MA ₈	7	6	5	4	MA ₃	2	1	0
JCC	Jump in current column	0	0	d₄	d ₃	d ₂	d₁	do	d₄	d ₃	d ₂	d ₁	do	m ₃	m ₂	m ₁	mo
JZR	Jump to zero row	0	1	o	d ₃	ď2	d ₁	ď	o	ŏ	ō	o	ŏ	d ₃	d ₂	d ₁	ďo
JCR	Jump in current row	0	1	1	d_3	d_2	d ₁	ďo	m ₈	m ₇	m ₆	m_5	m_4	d ₃	d_2	d ₁	ďo
JCE	Jump in column/enable	1	1	1	Õ	d ₂	d ₁	ďo	m ₈	m ₇	d_2	d ₁	d _o	m ₃	m ₂	m ₁	m _o
JFL	Jump/test F-latch	1	0	0	d_3	d_2	d ₁	ď	m _B	d_3	d_2	d ₁	ďo	m ₃	o_	1	f
JCF	Jump/test C-flag	1	0	1	1	ď2	d ₁	ď	m _B	m ₇	ď2	d ₁	do	m ₃	0	1	С
JZF	Jump/test Z-flag	1	0	1	1	d ₂	d ₁	ďo	m _B	m ₇	d_2	d ₁	do	m ₃	0	1	Z
JPR	Jump/test PR-latch	1	1	0	0	d ₂	d ₁	ďo	m _B	m ₇	d ₂	d ₁	do	P ₂	p_2	P ₁	P ₀
JLL	Jump/test left PR bits	1	1	0	1	d_2	d ₁	ď	m _B	m ₇	\bar{d}_2	d ₁	d_0	0	1	p ₃	p ₂
JRL	Jump/test right PR bits	1	1	1	1	1	d ₁	ď	m ₈	m ₇	1	d ₁	ďα	1	1	P ₁	p ₀
JPX	Jump/test PX - bus	1	1	1	1	0	d ₁	ďo	m _B	m ₇	m_6	d ₁	do	X7	X ₆	X ₅	Χ₄

NOTES:

dn = Data on address control line n

mn = Data in microprogram address register bit n

Pn = Data in PR-latch bit n

xn = Data on PX - bus line n (active low)

f, c, z = Contents of F-latch, C-flag, or Z-flag respectively

7-86

Microprogram Control Unit

N3001

STROBE FUNCTIONS

The load function of the MCU is controlled by the input line designated LD. If the LD line is active high at the rising edge of the clock, the data on the primary and secondary instruction buses, $PX_4 - PX_7$ and $SX_0 - SX_3$, is loaded into the microprogram address register. $PX_4 - PX_7$ are loaded into $MA_4 - MA_7$. The high-order bit of the microprogram address register MA_8 is set to a logical 0. The bits from primary instruction bus select 1 of 16 possible column addresses. Likewise, the bits from the secondary instruction bus select 1 of the first 16 row addresses.


The MCU generates an interrupt strobe enable on the output line designated ISE. The line is placed in active high state whenever a JZR is col₁₅ is selected as the address control function. Generally, the start of a macroinstruction fetch sequence is situated at row₀ and col₁₅ so the interrupt control may be enabled at the beginning of the fetch/ execute cycle. The interrupt control responds to the interrupt by pulling the enable row address (ERA) input line low to override the selected next row address from the MCU. Then by gating an alternative next row address on to the row address lines of the microprogram memory, the microprogram may be forced to enter an interrupt handling routine. The alternative row address placed on the microprogram memory address lines does not alter the contents of the microprogram address register. Therefore, subsequent jump functions will utilize the row address in the register, and not the alternative row address, to determine the next microprogram address.

Note, the load function always overrides the address control function on AC_0 – AC_6 . It does not, however, override the latch enable or load sub-functions of the JCE or JPX instruction, respectively. In addition, it does not inhibit the interrupt strobe enable or any of the flag control functions.


JUMP SET DIAGRAMS

The following 10 diagrams illustrate the jump set for each of the 11 jump and jump/test functions of the MCU. Location 341 indicated by the circled square, represents 1 current row (row₂₁) and current column (col₅) address. The dark boxes indicate the microprogram locations that may be selected by the particular function as the next address.

JUMP SET DIAGRAMS



JUMP SET DIAGRAMS (Continued)



Microprogram Control Unit

N3001


AC ELECTRICAL CHARACTERISTICS N3001 TA = 0°C to +70°C, VCC = 5.0V, ±5% 10%

			N3001		
	PARAMETER	Min	Typ ¹	Max	UNIT
tcy	Cycle time	60	45		ns
tpw	Clock pulse width	17	10		ns
t _{SF}	Control and data input set-up times: LD, $AC_0 - AC_6$ (Set to "1"/"0")	20	3/14		ns
tsk	FC ₀ , FC ₁	7	5		ns
t _{SX}	PX ₄ - PX ₇ (Set to "1"/"0")	28	4/13		ns
tsı	FI (Set to "1"/"0")	12	-6/0		ns
t _{SX}	SX ₀ - SX ₃	15	5		ns
t _{HF}	Control and data input hold times: LD, $AC_0 - AC_6$ (Hold to "1"/"0")	4	-3/-14		ns
t _{HK}	FC ₀ , FC ₁	4	-5		ns
t _{HX}	PX ₄ - PX ₇ (Hold to "1"/"0")	0	-4/-13		ns
t _{HI}	FI (Hold to "1"/"0")	16	6.5/0		ns
t _{HX}	$SX_0 - SX_3$	0	-5		ns
tco	Propagation delay from clock input (CLK) to outputs $(mA_0 - mA_8, FO)$ (t_{PHL}/t_{PLH})		17/24	36	ns
t _{KO}	Propagation delay from control inputs FC2 and FC3 to flag out (FO)		13	24	ns
t _{FO}	Propagation delay from control inputs $AC_0 - AC_6$ to latch outputs $(PR_0 - PR_2)$		21	32	ns
t _{EO}	Propagation delay from enable inputs EN and ERA to outputs ($mA_0 - mA_8$, FO, $PR_0 - PR_2$)		17	26	ns
t _{FI}	Propagation delay from control inputs $AC_0 - AC_8$ to interrupt strobe enable output (ISE)		20	32	ns

NOTES

^{1.} Typical values are for TA = 25°C and 5.0 supply voltage

VOLTAGE WAVEFORMS



Product Specification

Logic Products

FEATURES

- 45ns cycle time (typ)
- Easy expansion to multiple of 2 bits
- 11 general purpose registers
- Full function accumulator
- Useful functions include:
- 2's complement arithmetic
 - Logical AND, OR, NOT, exclusive-NOR
 - Increment, decrement
 - Shift left/shift right
 - Bit testing and zero detection
 - Carry look-ahead generation
 - Masking via K-bus conditioned locking allowing non-destructive testing of data in accumulator and scratchpad
- 3 input buses
- 2 output buses
- Control bus

DESCRIPTION


The N3002 Central Processing Element (CPE) is one part of a bipolar microcomputer set. The N3002 is organized as a 2-bit slice and performs the logical and arithmetic functions required by microinstructions. A system with any number of bits in a data word can be implemented by using multiple N3002s, the N3001 microcomputer control unit, the N74S182 carry look-ahead unit and ROM or PROM memory.

FUNCTION TRUTH TABLE


FUNCTION GROUP	F ₆	F ₅	F ₄
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

REGISTER GROUP	REGISTER	F ₃	F ₂	F ₁	Fo	-
	R ₀	0	0	0	0	
	R ₁	0	0	0	1	
	R ₂	0	0	1	0	
	R ₃	0	0	1	1	
	R ₄	0	1	0	0	
1	R ₅	0	1	0	1	
	R ₆	0	1	1	0	
	R ₇	0	1	1	1	
	R ₈	1	0	0	0	
	R ₉	1	0	0	1	
	Т	1	1	0	0	
	AC .	1	1	0	1	
11	T	1	0	1	0	
"	AC	1	0	1	1	
111	Т	1	1	1	0	
- 111	AC	1	1	1	1	

PIN CONFIGURATION



BLOCK DIAGRAM



7

PIN DESCRIPTION

PIN	SYMBOL	NAME AND FUNCTION	TYPE
1, 2	l ₀ - l ₁	External Bus Input: The external bus inputs provide a separate input port for external input devices.	Active low
3, 4	K ₀ – K ₁	Mask Bus Inputs: The mask bus inputs provide a separate input port from the microprogram memory, to allow mask or constant entry	Active low
5, 6	X, Y	Standard Carry Look-Ahead Cascade Outputs: The cascade outputs allow high speed arithmetic operations to be performed when they are used in conjunction with the 74S182 Look-Ahead Carry Generator	Active high
7	со	Ripple Carry Out: The ripple carry output is only disabled during shift right operations.	Active low Three-state
8	RO	Shift Right Output: The shift right output is only enabled during shift right operations.	Active low Three-state
9	LI	Shift Right Input	Active low
10	CI	Carry Input	Active low
11	EA	Memory Address Enable Input: When in the low state, the memory address enable input enables the memory address outputs $(A_0 - A_1)$.	Active low
12 — 13	A ₀ - A ₁	Memory Address Bus Outputs: The memory address bus outputs are the buffered outputs of the memory address register (MAR).	Active low Three-state
14	GND	Ground	
14 — 17 24 — 27	F ₀ - F ₆	Micro-Function Bus Inputs: The micro-function bus inputs control ALU function and register selection.	Active high
18	CLK	Clock Input	
19 — 20	D ₀ – D ₁	Memory Data Bus Outputs: The memory data bus outputs are the buffered outputs of the full function accumulator register (AC).	Active low Three-state
21 — 22	M ₀ - M ₁	Memory Data Bus Inputs: The memory data bus inputs provide a separate input port for memory data.	Active low
23	ED	Memory Data Enable Input: When in the low state, the memory data enable input enables the memory data outputs $(D_0 - D_1)$.	Active low
28	V _{CC}	+5 Volt Supply	

SYSTEM DESCRIPTION

Microfunction Decoder and K-Bus

Basic microfunctions are controlled by a 7-bit bus (F_0-F_6) which is organized into 2 groups. The higher 3 bits (F_4-F_6) are designated as F-Group and the lower 4 bits (F_0-F_3) are designated as the R-Group. The F-Group specifies the type of operation to be performed and the R-Group specifies the registers involved.

The F-Bus instructs the microfunction decoder to:

- Select ALU functions to be performed
- Generate scratchpad register address
- Control A and B multiplexer

The resulting microfunction action can be:

- Data transfer
- Shift operations
- Increment and decrement
- Initialize stack
- Test for zero conditions
- · 2's complement addition and subtraction

- Bit masking
- Maintain program counter

A and B Multiplexers

A and B multiplexers select the proper 2 operands to the ALU.

A multiplexer selects inputs from one of the following:

- M-bus (data from main memory)
- Scratchpad registers
- Accumulator

B multiplexer selects inputs from one of the following:

- I-bus (data from external I/O devices)
- Accumulator
- K-bus (literal or masking information from

micro-program memory)

Scratchpad Registers

- Contains 11 registers (R₀ − R₉, T)
- Scratchpad register outputs are multiplexed to the ALU via the A multiplexer
- Used to store intermediate results from arithmetic/logic operations

· Can be used as program counter

Arithmetic/Logic Unit (ALU)

The ALU performs the arithmetic and logic operations of the CPE.

Arithmetic operations are:

- 2's complement addition
- Incrementing
- Decrementing
- Shift left
- Shift right

Logical operations are:

- Transfer
- AND
- Inclusive-OR
- Exclusive-NOR
- Logic complement

ALU operation results are then stored in the accumulator and/or scratchpad registers. For easy expansion to larger arrays carry lookahead outputs (X and Y) and cascading shift inputs (LI, RO) are provided.

7

Central Processing Element

N3002

Accumulator

- Stores results from ALU operations
- The output of accumulator is multiplexed into ALU via the A and B multiplexer as one of the operands

Input Buses

M-bus: Data bus from main memory

- Accepts 2 bits of data from main memory into CPE
- Is multiplexed into the ALU via the A multiplexer

I-bus: Data bus from input/output devices Accepts 2 bits of data from external input/ output devices into CPE

- Is multiplexed into the ALU via the B multiplexer
- K-bus: A special feature of the N3002 CPE
- During arithmetic operations, the K-bus can be used to mask portions of the field being operated on
- Select or remove accumulator from operation by placing K-bus in all "1" or all "0" state respectively
- During non-arithmetic operation, the carry circuit can be used in conjunction with the K-bus for word-wise-OR operation for bit testing
- Supply literal or constant data to CPE

Output Buses

A-bus and Memory Address Register

- Main memory address is stored in the memory address register (MAR)
- Main memory is addressed via the Abus
- MAR and A-bus may also be used to generate device address when executing I/O instructions
- · A-bus has Tri-State outputs

D-bus: Data bus from CPE to main memory or to I/O devices

- Sends buffered accumulator outputs to main memory or the external I/O devices
- D-bus has Tri-State outputs

FUNCTION DESCRIPTION

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
0	ı	XX	-	$R_n + (AC K) + CI \rightarrow R_n, AC$	$ \begin{array}{c} \textbf{Logically AND AC with K-bus.} \ \text{Add the result to } R_n \ \text{and carry input (CI)}. \\ \text{Deposit the sum in AC and } R_n. \end{array}$
		00	ILR	$R_n + CI \rightarrow R$, AC	Conditionally increment R_n and load the result in AC. Used to load AC from R_n or to increment R_n and load a copy of the results in AC.
		11	ALR	$AC + R_n + CI \rightarrow R_n$, AC	Add AC and CI to $\rm R_n$ and load the result in AC. Used to add AC to a register. If $\rm R_n$ is AC, then AC is shifted left one bit position.
0	11	XX	_	$M + (AC K) + CI \rightarrow AT$	Logically AND AC with the K-bus. Add the result to CI and the M-bus. Deposit the sum in AC or T.
		00	ACM	M + CI → AT	Add CI to M-bus. Load the result in AC or T, as specified. Used to load memory data in the specified register, or to load incremented memory data in the specified register.
		11	AMA	$M + AM + CI \rightarrow AT$	Add the M-bus to AC and CI, and load the result in AC or T, as specified. Used to add memory data or incremented memory data to AC and store the sum in the specified register.
0	Ш	XX	_	$\begin{array}{c} AT_L \vee (\overline{I_L \wedge K_L}) \to RO \\ LI \vee [(I_H \wedge K_H) \wedge AT_H] \to AT_H \\ [AT_L \wedge (I_L \wedge K_L)] \end{array}$	None
		00	SRA	$ \begin{array}{ccc} [AT_H {}^\vee (I_H \!{}^\wedge K_H)] & \to AT_L \\ & AT_L & \to RO \\ & AT_H & \to AT_L \\ & L_I & \to AT_H \end{array} $	Shift AC or T, as specified, right one bit position. Place the previous low order bit value on RO and fill the high order bit from the data on LI. Used to shift or rotate AC or T right one bit.
1	l	XX	_	$K \lor R_n \to MAR$ $R_n + K + CI \to R_n$	$ \label{logically OR R_n} \mbox{with the K-bus.} \mbox{ Deposit the result in MAR.} \mbox{ Add the K-bus to R}_n \mbox{ and Cl. Deposit the result in R}_n. $
		00	LMI	$R_n \rightarrow MAR, R_n + CI \rightarrow R_n$	Load MAR to $\mathbf{R}_n.$ Conditionally increment $\mathbf{R}_n.$ Used to maintain a macroinstruction program counter.
		11	DSM	11 \rightarrow MAR, $R_n - 1 + CI \rightarrow R_n$	Set MAR to all ones. Conditionally decrement $\rm R_{\rm n}$ by one. Used to force MAR to its highest address and to decrement $\rm R_{\rm n}.$
1	H	XX	_	$K \lor M \rightarrow MAR$ M + K + CI \rightarrow AT	Logically OR the M-bus with the K-bus. Deposit the result in MAR. Add the K-bus to the M-bus and Cl. Deposit the sum in AC or T.
		00	LMM	$M \rightarrow MAR, M + CI \rightarrow AT$	Load MAR from the M-bus. Add CI to the M-bus. Deposit the result in AC or T. Used to load the address register with memory data for macro-instructions using indirect addressing.
		11	LDM	11 → MAR M – 1 + Cl → AT	Set MAR to all ones. Subtract one from the M-bus. Add CI to the difference and deposit the result in AC or T, as specified. Used to load decremented memory data in AC or T.

N3002

FUNCTION DESCRIPTION (Continued)

			1	(Continued)	
F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
1	III	XX		$(\overline{AT} \vee K) + (AT \wedge K) + CI \to AT$	Logically OR the K-bus with the complement of AC or T, as specified. Add the result to the logical AND of specified register with the K-bus. Add the sum to Cl. Deposit the result in the specified register.
		00	CIA	ĀT + CI → AT	Add CI to the complement of AC or T, as specified. Deposit the result in the specified register. Used to form the 1's or 2's complement of AC or T.
		11	DCA	ĀT – 1 + Cl → AT	Subtract one from AC or T, as specified. Add CI to the difference and deposit the sum in the specified register. Used to decrement AC or T.
2	ı	XX	_	(AC^K) – 1 + Cl → R _n	Logically AND the K-bus with AC. Subtract one from the result and add the difference to Cl. Deposit the sum in R_n .
		00	CSR	CI-1 → R _n (See Note 1)	Subtract one from CI and deposit the difference in $R_{\rm h}$. Used to conditionally clear or set $R_{\rm h}$ to all 0's or 1's, respectively.
:		11	SDR	$AC - 1 + CI \rightarrow R_n$ (See Note 1)	Subtract one from AC and add the difference to Cl. Deposit the sum in R_{n} . Used to store AC in R_{n} , or to store the decremented value of AC in R_{n} .
2	=	XX	_	(AC^K) - 1 + Cl → AT (See Note 1)	Logically AND the K-bus with AC. Subtract one from the result and add the difference to Cl. Deposit the sum in AC or T, as specified.
		00	CSA	CI-1 → AT (See Note 1)	Subtract one from CI and deposit the difference in AC or T. Used to conditionally clear or set AC or T.
		11.	SDA	AC - 1 + Cl → AT (See Note 1)	Subtract one from AC and add the difference to Cl. Deposit the sum in AC or T. Used to store AC in T, or decrement AC, or store the decremented value of AC in T.
2	111	XX		(I∧K) – 1 + CI → AT (See Note 1)	Logically AND the data of the K-bus with the data on the I-bus. Subtract one from the result and add the difference to Cl. Deposit the sum in AC or T, as specified.
		00	CSA	CI-1 → AT	Subtract one from CI and deposit the difference in AC or T. Used to conditionally clear or set AC or T.
		11	LDI	I – 1 + Cl → AT	Subtract one from the data on the I-bus and add the difference to CI. Deposit the sum in AC or T, as specified. Used to load input bus data or decremented input bus data in the specified register.
3	ı	XX	_	$R_n + (AC \land K) + CI \rightarrow R_n$	Logically AND AC with the K-bus. Add ${\rm R}_{\rm n}$ and CI to the result. Deposit the sum in ${\rm R}_{\rm n}.$
		00	INR	$R_n + CI \rightarrow R_n$	Add C! to R_n and deposit the sum in R_n . Used to increment R_n .
		11	ADR	$AC + R_n + CI \rightarrow R_n$	Add AC to R _n . Add the result to CI and deposit the sum in R _n . Used to add the accumulator to a register or to add the incremented value of the accumulator to a register.
3	11	XX	-	M + (AC^K) + CI → AT	Logically AND AC with the K-bus. Add the result to CI and the M-bus. Deposit the sum in AC or T.
		00	ACM	M + CI → AT	Add CI to M-bus. Load the result in AC or T, as specified. Used to load memory data in the specified register, or to load incremented memory data in the specified register.
		11	AMA	M + AC + Cl → AT	Add the M-bus to AC and Cl, and load the result in AC or T, as specified. Used to add memory data or incremented memory data to AC and store the sum in the specified register.

N3002

FUNCTION DESCRIPTION (Continued)

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION	
3	111	XX		$AT + (I \land K) + CI \rightarrow AT$	Logically AND the K-bus with the I-bus. Add CI and the contents of AC or T, as specified, to the result. Deposit the sum in the specified register.	
		00	INA	$AT + CI \rightarrow AT$	Conditionally increment AC or T. Used to increment AC or T.	
		11	AIA	I + AT + CI → AT	Add the I-bus to AC or T. Add CI to the result and deposit the sum in the specified register. Used to add input data or incremented input data to the specified register.	
4		XX		$\begin{array}{c} CI \vee (R_n \wedge AC \wedge K) \to CO \\ R_n \wedge (AC \wedge K) \to R_n \end{array}$	Logically AND the K-bus with AC. Logically AND the result with the contents of R_n . Deposit the final result in R_n . Logically OR the value of CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on the carry output (CO) line.	
		00	CLR	$CI \rightarrow CO, O \rightarrow R_n$	Clear R_n to all O's. Force CO to CI. Used to clear a register and force CO to CI.	
		11	ANM	$\begin{array}{c} CI \lor (R_{n} \land AC) \to CO \\ R_{n} \land AC \to R_{n} \end{array}$	Logically AND AC with $R_{\rm h}$. Deposit the result in $R_{\rm h}$. Force CO to one if the result is non-zero. Used to AND the accumulator with a register and test for a zero result.	
4	11	XX		CI v (M^AC^K) → CO M^(AC^K) → AT	Logically AND the K-bus with AC. Logically AND the result with the M-bus. Deposit the final result in AC or T. Logically OR the value of CI with the word-wise OR of the bits of the final result. Place the value of the carry OR on CO.	
		00	CLA	$CI \rightarrow CO, O \rightarrow AT$	Clear AC or T, as specified, to all O's. Force CO to Cl. Used to clear the specified register and force CO to Cl.	
		11	ANM	CI ∨ (M^AC) → CO M^AC → AT	Logically AND the M-bus with AC. Deposit the result in AC or T. Force CO to one if the result is non-zero. Used to AND the M-bus data to the accumulator and test for a zero result.	
4	111	XX	_	$CI \lor (AT \land 1 \land K) \rightarrow CO$ $AT \land (I \land K) \rightarrow AT$	Logically AND the I-bus with the K-bus. Logically AND the result with AC or T. Deposit the final result in the specified register. Logically OR CI with the word-wise OR of the final result. Place the value of the carry OR on CO.	
		00	CLA	$CI \rightarrow CO, O \rightarrow AT$	Clear AC or T, as specified, to all O's. Force CO to Cl. Used to clear the specified register and force CO to Cl.	
		11	ANI	CI ∨ (AT∧I) → CO AT∧1 → AT	Logically AND the I-bus with AC or T, as specified. Deposit the result in the specified register. Force CO to one if the result is non-zero. Used to AND the I-bus to the accumulator and test for a zero result.	
5	ı	XX	-	$CI \lor (R_n \land K) \rightarrow CO$ $K \land R_n \rightarrow R_n$	Logically AND the K-bus with R_n. Deposit the result in R _n . Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.	
		00	CLR	$CI \rightarrow CO, O \rightarrow R_n$	Clear \mathbf{R}_n to all O's. Force CO to CI. Used to clear a register and force CO to CI.	
		11	TZR	$ \begin{array}{c} \text{CI} \vee R_{n} \to CO \\ R_{n} \to R_{n} \end{array} $	Force CO to one if R_n is non-zero. Used to test a register for zero. Also used to AND K-bus data with a register for masking and, optionally, testing for a zero result.	
5	11	xx	_	CI ∨ (M∧K) → CO K∧M → AT	Logically AND the K-bus with the M-bus. Deposit the result in AC or T, as specified. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.	
		00	CLA	$CI \rightarrow CO, O \rightarrow AT$	Clear AC or T, as specified, to all O's. Force CO to Cl. Used to clear the specified register and force CO to Cl.	
		11	LTM	CI∨M → CO M → AT	Load AC or T, as specified, from the M-bus. Force CO to one if the result is non-zero. Used to load the specified register from memory and test for zero result. Also used to AND the K-bus with the M-bus for masking and, optionally, testing for a zero result.	

N3002

FUNCTION DESCRIPTION (Continued)

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION
5	111	XX	-	CI ∨ (AT ∧K) → CO K ∧AT → AT	Logically AND the K-bus with AC or T, as specified. Deposit the result in the specified register. Logically OR CI with the word-wise OR of the result. Place the value of the carry OR on CO.
		00	CLA	$CI \rightarrow CO, O \rightarrow AT$	Clear AC or T, as specified, to all O's. Force CO to Cl. Used to clear the specified register and force CO to Cl.
		11	TZA	$CI \lor AT \rightarrow CO$ $AT \rightarrow AT$	Force CO to one if AC or T, as specified, is non-zero. Used to test the specified register for zero. Also used to AND the K-bus to the specified register for masking and, optionally, testing for a zero result.
6	1	XX	_	$CI \lor (AC \land K) \to CO$ $R_n \lor (AC \land K) \to R_n$	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus. Place the result of the carry OR on CO. Logically OR R_n with the logical AND of AC and the K-bus. Deposit the result in R_n .
		00	NOP	$CI \rightarrow CO, R_n \rightarrow R_n$	Force CO to CI. Used as a null operation or to force CO to CI.
		11	ORR	$CI \lor AC \to CO$ $R_n \lor AC \to R_n$	Force CO to one if AC is non-zero. Logically OR AC with R_n . Deposit the result in R_n . Used to OR the accumulator to a register and, optionally, test the previous accumulator value for zero.
6	н	XX	_	$CI \lor (AC \land K) \rightarrow CO$ $M \lor (AC \land K) \rightarrow AT$	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus. Place the carry OR on CO. Logically OR the M-bus, with the logical AND of AC and the K-bus. Deposit the final result in AC or T.
		00	LMF	$CI \rightarrow CO, M \rightarrow AT$	Load AC or T, as specified, from the M-bus. Force CO to CI. Used to load the specified register with memory data and force CO to CI.
		11	ORM	$CI \lor AC \rightarrow CO$ $M \lor AC \rightarrow AT$	Force CO to one if AC is non-zero. Logically OR the M-bus with AC. Deposit the result in AC or T, as specified. Used to OR M-bus with the AC and, optionally, test the previous value of AC for zero.
6	111	XX		$CI \lor (I \land K) \rightarrow CO$ $AT \lor (I \land I) \rightarrow AT$	Logical OR CI with the word-wise OR of the logical AND of the I-bus and the K-bus. Place the carry OR on CO. Logically AND the K-bus with the I-bus. Logically OR the result with AC or T, as specified. Deposit the final result in the specified register.
		00	NOP	$CI \rightarrow CO, AT \rightarrow AT$	Force CO to CI. Used as a null operation or to force CO to CI.
		11	ORI	$\begin{array}{ccc} CI & V & I \to CO \\ I & V & AT & \to \end{array}$	Force CO to one if the data on the I-bus is non-zero. Logically OR the I-bus to AC to T, as specified. Deposit the result in the specified register. Used to OR I-bus data with the specified register and, optionally, test the I-bus data for zero.
7	l	XX	_	$\begin{array}{c} \text{CI} {}^{\vee} (\text{R}_{\text{n}} {}^{\wedge} \text{AC} {}^{\wedge} \text{K}) \to \text{CO} \\ \text{R}_{\text{n}} \stackrel{\oplus}{\oplus} (\text{AC} {}^{\vee} \text{K}) \to \text{R}_{\text{n}} \end{array}$	Logically OR CI with the word-wise OR of the logical AND of $\mathbf{R_n}$ and AC and the K-bus. Place the carry OR on CO. Logically AND the K-bus with AC. Exclusive-NOR the result with $\mathbf{R_n}$. Deposit the final result in $\mathbf{R_n}$.
		00	CMR	$CI \rightarrow CO, R_n \rightarrow R_n$	Complement the contents of R _n . Force CO to CI.
		11	XNR	$\begin{array}{c} CI \ (R_{\underline{n}} {}^{\vee} AC) \to CO \\ R_{\underline{n}} \overline{\oplus} AC \to R_{\underline{n}} \end{array}$	Force CO to one if the logical AND of AC and R_n is non-zero. Exclusive-NOR AC with R_n . Deposit the result in R_n . Used to exclusive-NOP the accumulator with a register.

N3002

FUNCTION DESCRIPTION (Continued)

F GROUP	R GROUP	K BUS	NAME	EQUATION	DESCRIPTION	
7	11	XX		$CI \lor (M \land AC \land K) \rightarrow CO$ $M \stackrel{\oplus}{\oplus} (AC \land K) \rightarrow AT$	Logically OR CI with the word-wise OR of the logical AND of AC and the K-bus and M-bus. Place the carry OR on CO. Logically AND the K-bus with AC. Exclusive NOR the result with the M-bus. Deposit the final result in AC or T.	
		00	LCM	$CI \rightarrow CO, \overline{M} \rightarrow AT$	Load the complement of the M-bus into AC or T, as specified. Force CO to CI.	
		11	XNM	$CI (M \land AC) \rightarrow CO$ $M \stackrel{\oplus}{=} AC \rightarrow AT$	Force CO to one if the logical AND of AC and the M-bus is non-zero. Exclusive-NOR AC with the M-bus. Deposit the result in AC or T, as specified. Used to exclusive-NOR memory data with the accumulator.	
7	111	XX		$\begin{array}{c} CI \vee (AT \wedge I \wedge K) \to CO \\ AT \ \ \overline{\oplus} \ (I \wedge K) \to AT \end{array}$	Logically OR CI with the word-wise OR of the logical AND of the specified register and the I-bus and K-bus. Place the carry OR on CO. Logically AND the K-bus with the I-bus. Exclusive-NOR the result with AC or T, as specified. Deposit the final result in the specified register.	
		00	CMA	$CI \rightarrow CO \overline{AT} \rightarrow AT$	Complement AC or T, as specified. Force CO. to Cl.	
		11	XNI	CI ∨ (AT∧I) → CO I ⊕ AT → AT	Force CO to one if the logical AND of the specified register and the I-bus is non-zero. Exclusive-NOR AC with the I-bus. Deposit the result in AC or T, as specified. Used to exclusive-NOR input data with the accumulator.	

NOTE:

2's complement arithmetic adds 111 ... 11 to perform subtraction of 000 ... 01.

FUNCTION DESCRIPTION KEY


SYMBOL	MEANING
I, K, M	Data on the I, K, and M
	buses, respectively
CI, LI	Data on the carry input
	and left input, respectively
CO, RO	Data on the carry output
1	and right output,
	respectively
R _n	Contents of register n
	including T and AC (R-
	Group I)
AC	Contents of the
	accumulator
AT	Contents of AC or T, as
	specified
MAR	Contents of the memory
	address register
L, H	As subscripts, designate
	low and high order bit,
	respectively
+	2's complement addition
-	2's complement subtraction
^	Logical AND
v	Logical OR
⊕	Exclusive-NOR
→	Deposit into

AC ELECTRICAL CHARACTERISTICS N3001 = $T_A = 0$ °C to +70°C, $V_{CC} = 5V \pm 5\%$

	PARAMETER	Min	Тур*	Max	UNIT
tCY	Clock cycle time	70	45		ns
tWP	Clock pulse width	17	10		ns
tFS	Function input set-up time (F ₀ through F ₆)	48	-23 → 35		ns
Data se	et-up time:				
tDS	I ₀ , I ₁ , M ₀ , M ₁ , K ₀ , K ₁	40	12 → 29		ns
tSS	LÍ, CI	21	0 → 7		30
Data ar	nd function hold time:				
tFH	F ₀ through F ₆	4	0		ns
tDH	1_0 , 1_1 , M_0 , M_1 , K_0 , K_1	4	-28 → -11		ns
tSH	LI, CI	12	-7 → 0		ns
Propaga	ation Delay to X, Y, RO from:				
tXF	Any Function Input		28	52	ns
tXD	Any Data Input		16 → 20	33	ns
tXT	Trailing Edge of CLK		33	48	ns
tXL	Leading Edge of CLK	13	18 → 40	70	ns
Propag	ation delay to CO from:				
tCL	Leading Edge of CLK	16	25 → 44	70	ns
tCL	Trailing Edge of CLK		30 → 40	56	ns
tCF	Any Function Input		25 → 35	52	ns
tCD	Any Data Input		17 → 23	55	ns
tCC	Cl (Ripple Carry)		9 → 13	20	ns
Propag	ation delay to A ₀ , A ₁ , D ₀ , D ₁ from:				
tDL	Leading Edge of CLK		17 → 25	40	ns
tDE	Enable Input ED, EA		10 → 12	20	ns

^{*}NOTE:


CARRY LOOK-AHEAD CONFIGURATION




Typical values are for $T_A = 25$ °C and typical supply voltage.

N3002

TYPICAL CONFIGURATIONS



VOLTAGE WAVEFORMS



Signetics

9403 64-Bit FIFO Buffer Memory

Product Specification

Logic Products

FEATURES

- 10MHz Serial or Parallel Data Rate
- Serial or Parallel Input and Output
- Expandable Without External Logic
- Three-State Outputs
- Fully TTL-Compatible
- Slim (0.4 In.) 24-Pin DIP

PRODUCT DESCRIPTION


The 9403 is an expandable fall-through type First-In First-Out (FIFO) Buffer Memory that is optimized for high-speed disc/tape controllers and communication-buffer applications. In multiples of four, the device can be expanded to any number of bits and subsequently, to any number of words. Serial or parallel data can be asynchronously entered or retrieved which makes the 9403 *the* cost-effective solution for implementing buffer memories.


FUNCTIONAL DESCRIPTION

As shown in Figure 1, the 9403 consists of three parts which operate asynchronously and are virtually independent. These parts are:

- Input Register with serial and parallel data inputs and control signals that permit easy expansion and a handshake interface.
- FIFO Stack 4-bit wide, 14-word deep fall-through type with self-contained control logic.
- Output Register with serial and parallel data outputs and control signals that permit easy expansion and a handshake interface.


PIN DESIGNATIONS & DESCRIPTIONS






64-Bit FIFO Buffer Memory

9403





INPUT REGISTER

Data can be entered serially or, using the parallel mode of operation, data is entered in 4-bit increments. In either case, the data is subsequently transferred to the fall-through stack; the functional equivalent of this register is shown in Figure 2. The Input Register Full ($\overline{\rm IRF}$) status signal is internally generated by the Register Status (RS) flip-flop; when initialized, the $\overline{\rm O}$ ($\overline{\rm IRF}$) output of this flip-flop is high.

Serial Entry (Input Register)

Serial data is entered via the \overline{D}_S input and is handled by a 5-bit shift register consisting of flip-flops F3, F2, F1, F0, and RS. With \overline{IES} and PL both low, each high-to-low transition of the serial input clock (\overline{CPSI}) shifts the input data in domino order from F3 to F2 to F1 to F0. After the fourth clock transition, the four bits of serial data are aligned in F3 through F0 and RS is set, forcing \overline{IRF} low and inhibiting

CPSi until contents of the input register are transferred to the stack. Figure 3 shows how a serial train of 64-bits would appear in the 9403 — four bits (B60 – B63) in the input register, 56 bits (B4 – B59) in the stack, and four bits (B0 – B3) in the output register.

Parallel Entry (Input Register)

When PL is high and CPSI is low (Figure 2), flip-flops F0 - F3 are loaded with data and IRF is forced low. This condition remains until current data is transferred to the stack. Once the data is transferred, IRF is driven high and new data can again be clocked into the input flip-flops. If parallel expansion is not being implemented, IES must be low to establish row mastership — refer to discussion of parallel expansion.

STACK OPERATION

As shown in Figure 2, the outputs of FO-F3 are applied to the stack under control of a signal derived from \overline{TTS} . When \overline{TTS} is low, an attempt to inititate a fall-through action is made. If the top location of stack is empty, data is loaded and the input register is reinitialized provided PL is low. Note that initialization is postponed until PL is again low. Thus, automatic FIFO action is achieved by connecting the \overline{TTS} input to the \overline{IRF} output.

The RS flip-flop (Figure 2) records the fact that data has been transferred to the stack; this flip-flop is not cleared until PL goes low. Therefore, if a particular data word is transferred to the stack and falls to the second location before PL goes low, the same word will not be re-transferred even though IRT and TTS are still low. Once data enters the stack, ''fall-through' is automatic; a delay is

necessary only when waiting for the next stack location to empty. In the 9403, as in most modern FIFO designs, the $\overline{\text{MR}}$ input initializes the stack control section and does not clear the data.


OUTPUT REGISTER


This register receives and stores 4-bits of data from the bottom stack location and, on demand, outputs data onto a three-state 4-bit parallel data bus or a three-state serial data bus. The Output Register Full (ORE) status signal is internally-generated by the FX flipflop; when data is transferred from the stack to the output register, ORE goes high. The functional equivalent of the output register is shown in Figure 4.

Retrieval of Serial Data

When the FIFO stack is empty and MR is driven low, the ORE output goes low to indicate that the output register is ready to accept new data from the stack. After new data is entered and falls through to the bottom stack location, it is transferred to the output register provided TOS is low and TOP is high. As a result of the data transfer, ORE goes high indicating valid data in the output register. Subsequently, the QS output is automatically enabled and the first data bit is transmitted to the three-state serial data bus. Henceforth, a serial shift of data occurs on each high-to-low transition of CSPO. On the fourth transition, the register is emptied, ORE is forced low, and serial output $\overline{\mathbb{Q}}_S$ is diabled. To request a new word from the stack, the TOS input can be connected to the ORE output.

64-Bit FIFO Buffer Memory





Retrieval of Parallel Data

With the stack empty and MR in the activelow state, the ORE output goes low, signifying that the output register is also empty. When new data is entered and has fallen through to bottom location of the stack, it is automatically transferred to the output register, provided the Transfer Out Parallel (TOP) input is high. When the data is transferred from stack-to-register, $\overline{\text{ORE}}$ goes high and valid data appears at Q_0-Q_3 (Figure 4), provided the three-state buffers are enabled, that is, $\overline{\text{EO}}$ is active-low. When TOP goes low, $\overline{\text{ORE}}$ is driven low which indicates that the data output cycle is complete; however, the original data remains latched in the flip-flops until the next word (if available) is transferred from the stack to the output register.

For parallel operation, CPSO must be low, whereas, TOS should be grounded for single-slice operation or connected to the appropriate ORE for expanded operation. The TOP input is not edge-triggered; therefore, if it goes high before data is available from stack but data becomes available before it goes low, the data will be transferred to the output register. However, internal control circuits prevent the same data from being transferred twice. If TOP goes high and returns to low before data is available from the stack, ORE will remain low, indicating the absence of valid output data.

VERTICAL EXPANSION

In a vertical structure, the 9403 can be expanded to achieve greater word capacity

without any external parts; a 46-word by 4-bit FIFO is shown in Figure 5. Using the same technique and similar connections, any FIFO of 15n + 1 words (where n is the number of devices) can be constructed. Observe that word expansion does not sacrifice flexibility of the 9403 FIFO as regards serial/parallel input and output.


HORIZONTAL EXPANSION


The 9403 can be horizontally expanded to store long words in multiples of 4-bits, again without external logic. Connections required to form a 16-word by 12-bit FIFO are shown in Figure 6, using similar techniques, any 16-word by 4n-bit FIFO (where n is the number of devices) can be constructed.


For horizontal or bit expansion, it is good practice to connect, respectively, the IRF and ORE ouputs of the right-most device (most significant device) to the TTS and TOS inputs of all devices to the left (least significant devices) to guarantee that no operation is initiated before each and every device is ready. Word expansion does not affect the ability of the 9403 to handle serial/parallel inputs and outputs; however, the ripple form of expansion shown in Figure 6 does extract a penalty in speed of operation. Whereas a single 9403 is guaranteed to operate at 10MHz, an array of four FIFOs connected as shown is guaranteed to operate at 4.3MHz.


64-Bit FIFO Buffer Memory

9403










HORIZONTAL AND VERTICAL EXPANSION

In addition to bit-or-word expansion, the 9403 can be used to expand in both the horizontal and vertical directions; a 31-word by 16-bit FIFO is shown in Figure 7. Using the same or similar techniques, any FIFO of 15m + 1 words by 4n-bits can be constructed, where m is the number of devices in a column and n is the number of devices in a row.

The chart appended to Figure 7 shows the final positions for a contiguous serial entry of 496 bits. Figures 8 and 9, respectively, show the timing relationships involved for dataentry and data-retrieval pertaining to the 31-word by 16-bit array.

INTERLOCKING CIRCUITS

Most conventional FIFO designs provide the status-signal counterparts of IRF and ORE. However, when these devices are used in arrays, variations in unit-to-unit operating speeds require the use of external gating to ensure that all devices have, in fact, completed the last operation. The 9403 incorporates simple but effective master/slave interlocking circuits to eliminate these gating requirements.



64-Bit FIFO Buffer Memory

9403

ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
Vcc	Power supply voltage	+7	Vdc
VIN	Input voltage	+ 5.5	Vdc
Vo	Off-state output voltage	+5.5	Vdc
TA	Operating temperature range	0 to +70	°C
T _{stg}	Storage temperature range	-65 to +150	°C

DC ELECTRICAL CHARACTERISTICS Over operating temperature range unless otherwise noted

	DADAMETED			•		
	PARAMETER	TEST CONDITIONS ^{1, 2}	Min	Тур	Max	UNIT
V _{IH}	Input high voltage	Guaranteed input high voltage	2.0			V
V _{IL}	input low voltage	Guaranteed input low voltage			0.8	٧
V _{CD}	Input clamp diode voltage	V _{CC} = MIN, I _{IN} = -18mA		-0.9	~1.5	٧
V _{OH}	Output high voltage, ORE, IRF	$V_{CC} = MIN$, $I_{OH} = -400\mu A$	2.4	3.4		٧
V _{OH}	Output high voltage, Q ₀ - Q ₃ , Q _S	I _{OH} = -5.7mA, V _{CC} = MIN	2.4	3.1		٧
V _{OL}	Output low voltage, Q ₀ - Q ₃ , Q _S	V _{CC} = MIN, I _{OL} = 16mA		0.35	0.5	٧
V _{OL}	Output low voltage, ORE, IRF	V _{CC} = MIN, I _{OL} = 8.0mA		0.35	0.5	٧
Гогн	Output off current high, Q ₀ - Q ₃ , Q _S	$V_{CC} = MAX$, $V_{OUT} = 2.4V$, $V_E = 2V$			100	μА
lozL	Output off current low, Q ₀ - Q ₃ , Q _S	$V_{CC} = MAX$, $V_{OUT} = 0.5V$, $V_E = 2V$			-100	μΑ
I _{IH}	Input high current	V _{CC} = MAX, V _{IN} = 2.7V V _{CC} = MAX, V _{IN} = 5.5V	-	1.0	40 1.0	μA mA
I _{IL}	Input low current, all except OES & IES	V _{CC} = MAX, V _{IN} = 0.4V			-0.36 -0.96	mA
los	Output short circuit current, $Q_0 - Q_3$, Q_S , \overline{ORE} , \overline{OES}	V _{CC} = MAX, V _{OUT} = 0, (Note 3)	-30		-130	mA
Icc	Supply Current	V _{CC} MAX, Inputs open		115	170	mA

NOTES

- 1. Operating temperature ranges are guaranteed after terminal equilibrium has been reached.
- 2. All voltages measured with respect to ground terminal.
- 3. No more than one output should be shorted at a time.

64-Bit FIFO Buffer Memory

9403

AC ELECTRICAL CHARACTERISTICS $V_{CC} = 5.0 V, \ C_L = 15 pF, \ T_A = 25 ^{\circ}C$

D	ARAMETER	FROM	то	TEST		LIMITS	3	UNIT
r,	ANAMEICH	INPUT	OUTPUT	CONDITIONS ^{1, 2, 3}	Min	Тур	Max	UNII
Fall-thro	ough time:	Positive going PL	Q ₀ – Q ₃	TTS connected to IRF, TOS connected to ORE, IES, OES, EO, CPSO low. TOP high (f, Fig. 11)		450	600	ns
t _{PLH}	ation delay Low-to-high High-to-low	Negative going TTS Negative going CPSI	IRF IRF	Stack not full. PL low (a & b, Fig. 11)		48 18	64 25	ns
	Low-to-high High-to-low	Negative going CPSO	Q _S	Serial output OES low. TOP high (c & d, Fig. 11)		30 17	40 28	ns
t _{PHL}	High-to-low	Negative going CPSO	ORE	TOP High (C & d, Fig. 11)		32	42	ns
	Low-to-high High-to-low	Positive going TOP	Q ₀ – Q ₃	EO, CPSO low (e, Fig 11)		40 31	56 45	ns
	Low-to-high High-to-low	Positive going TOP Negative going TOP	ORE ORE	Parallel output. EO, CPSO low (e, Fig. 11)		51 40	68 54	ns
t _{PLH}	Low-to-high	Negative going TOS	Positive going ORE	Data in stack. TOP high, (c & d, Fig. 11)		41	56	ns
t _{PHL}	High-to-low	Positive going PL	Negative going IRF	Stack not full (g & h, Fig. 11)		20	33	ns
t _{PLH}	Low-to-high Low-to-high Low-to-high	Negative going PL Positive going OES Positive going IES	Positive going IRF ORE Positive going IRF			33 26 31	46 44 40	ns
	delay: High Low	EO	Q ₀ – Q ₃	Out of high		9	14 20	ns
	Lo w High	Negative going OES	Qs	impedance state		13	25 20	ns
t _{PZH}	Low High	EO	Q ₀ - Q ₃	Into high impedance state		7	14	ns
· Caraca	Low High	Negative going OES	Q _S	impedance state		7	14	ns
t _{AP}	ance time: Parallel Serial	ORE ORE	Q ₀ - Q ₃ Q _S	Time elapsed between ORE going high and valid data appearing at output, negative number indicates data available before ORE goes high		-12 6	-5 10	ns
	r idth: CPSI low CPSI high			Stack not full. PL low (a & b, Fig. 11)	20 33	11 19		ns
	TOP low TOP high			CPSO low, data available in stack (e, Fig. 11)	30 26	17 13		ns
	CPSO low CPSO high			TOP high, data in stack, (c & d, Fig. 11)	30 32	16 18		ns
t _{PWH} I	PL high			Stack not full (g & h, Fig. 11)	40	29		ns
	TTS low (serial or parallel mode)			Stack not full (a, b, g, & h, Fig. 11)	20	9		ns
t _{PWL} i	MR low			(f, Fig. 11)	25	13		ns


AC ELECTRICAL CHARACTERISTICS V_{CC} = 5.0V, C_L = 15pF, T_A = 25°C (Cont.)

PARAMETER		FROM	то	TEST		LIMITS	;	UNIT
		INPUT	OUTPUT	CONDITIONS ^{1, 2, 3}	Min	Тур	Max	UNIT
Set-up t _s t _h	p and hold time: Set-up time Hold time	D _S	Negative CPSI CPSI	PL low (a & b, Fig. 11)	28 0	17 -6		ns
ts	Set-up time	Parallel inputs	PL	Length of time parallel inputs must be applied prior to rising edge of PL	0	-22		ns
t _h	Hold time	Parallel inputs	PL	Length of time parallel inputs must remain applied after falling edge of PL	2			ns
ts	Set-up time (serial or parallel mode)	TTS	IRF	(a, b, g, & h, Fig. 11)	0	-20		ns
ts	Set-up time	Negative going ORE	Negative going TOS	TOP high (c & d, Fig. 11)	0	-24		ns
t _s	Set-up time Set-up time	Negative going IES Negative TTS	CPSI CPSI	(b, Fig. 11)	45 84	23 58		ns
Reco t _{rec}	very time:	MA	Any input	(f, Fig. 11)	15	5		ns

NOTES:

- 1. Initialization requires a master reset to occur after power has been applied.
- 2. TTS normally connected to IRF.
- 3. If stack is full, IRF will stay low.


TEST CIRCUITS AND WAVEFORMS



7

64-Bit FIFO Buffer Memory


TEST CIRCUITS AND WAVEFORMS (Continued)



64-Bit FIFO Buffer Memory

9403

LOGIC DIAGRAM



7

Signetics

8X01A/9401 CRC Generator/Checker

Product Specification

Logic Products

FEATURES

- TTL inputs/outputs
- 12MHz (Max) data rate
- Separate preset/reset controls
- SDLC specified pattern match (8X01A only)
- Automatic right justification
- Pin-for-pin compatibility and functionally identical with 8X01 (8X01A only)
- V_{CC} = 5V
- 14-Pin DIP

APPLICATIONS

- Floppy and other disk systems
- Digital cassette and cartridge systems
- Data communication systems

DESCRIPTION

The CRC Generator/Checker (8X01A or 9401) provides error-correction capabilities for digital systems that handle serial data. The two parts differ in that the 8X01A provides Synchronous Data Link Control (SDLC).

The serial data stream is divided by a selected polynomial; the remainder resulting from this algebraic process is transmitted at the end of the data stream as a Cyclic Redundancy Check Character (CRCC). At the receiving end, the same calculation is performed on the data. If the received message is errorfree, the calculated remainder should satisfy a predetermined pattern. In most cases, the remainder is zero; however, where SDLC protocols (8X01A only)

are used, the correct remainder is $11110000101111000 (X^0 - X^{15})$.


Eight polynomials are provided and any of these can be selected via a 3-bit control bus. Popular polynomials, such as CRC-16 and CCITT are implemented and the one selected can be programmed to start with all zeroes or all ones. Right justification for polynomials of degree less than 16 is automatic.

FUNCTIONAL OPERATION 8X01A and 9401


The CRC Generator/Checker circuit provides a means of detecting errors in a serial data communications environment. A binary message can be interpreted as a binary polynomial H(x). This polynomial can be divided by a generator polynomial P(x) such that H(x) = P(x)Q(x) + R(x) whereby Q(x) is the quotient and R(x) is the remainder. During transmission, the remainder is appended to the end of the message as check bits. For a given message, a unique remainder is generated. Hardware implementation of division is simply a feedback shift register with Exclusive-OR gating. Subtraction and addition in modulo 2 is implemented by the Exclusive-OR function. The number of shift register stages is equal to the degree of the divisor polynomial.

The accompanying truth table defines the polynomials implemented in the CRC circuit. Each polynomial can be selected via control inputs So, S1 and S2. To generate the check bits, the data stream is entered via the Data (D) input, using the high to low transition of the Clock (CP) input. This data is gated with the most significant output (Q) of the shift register which, in turn, controls the exclusive OR gates. The Check Word Enable (CWE) must be held high while the data is being entered. After the last data bit is entered, the CWE is brought low and the check bits are shifted out of the register and appended to the data bits using external gating - see Check Word Generation diagram.

8X01A & 9401 PACKAGE/PIN DESIGNATOR



BLOCK DIAGRAM OF 8X01A & 9401



CRC Generator/Checker

8X01A/9401

To check an incoming message for errors, both the data and check bits are entered through the "D" input with the CWE input held high. The 8X01A while not in the data path, monitors the message. After the last check bit is entered, in the 8X01A, the ERror output is made valid by a high-to-low transition of \overline{CP} . If no error is detected during the data transmission, all bits of the internal register are low and the ERror output is also low; if an error is detected, it is reflected by the bit pattern and the ERror output is high. The ERror output status remains valid until the next high-to-low transition of $\overline{\sf CP}$ or until initialized by the preset (P) or reset (MR) functions. The PME line must be high if the ERror output is used to indicate an all-zero

A high level applied to the Master Reset (MR) input asynchronously clears the shift register. A low level applied to the Preset (P) input asynchronously sets all bits to the appropriate state if the control-code inputs (S $_0$, S $_1$, and S $_2$) specify a 16-bit polynomial. In the case of check polynomials that are 8-or-12 bits in length, only the most significant 8-or-12 bits of the shift register are set; all remaining bits are cleared.

8X01A ONLY

For data communications using the Synchronous Data Link Control (SDLC) protocol, the

8X01A is preset to an all-ones configuration before any accumulation is done; this applies to both transmitting and receiving modes of operation. Using SDLC, the check sum shifted out of the 8X01A must be inverted.

During the receiving mode, a special pattern of $11110000101111000 (X^0 - X^{15})$ is used in place of all-zeroes to check for a valid message. The Pattern Match Enable pin allows the user to select this option. If \overline{PME} is low during the last bit time of the message, the ERror output is low providing the result matches the special pattern; if an error occurs. ER is high.

TRUTH TABLE

SEL	ECT CC	DE		DEMARKS		
S ₂	S ₁	S ₀	POLYNOMIAL	REMARKS		
L	L	L	$X^{16} + X^{15} + X_2 + 1$	CRC-16		
L	L	Н	$X^{16} + X^{14} + X + 1$	CRC-16 REVERSE		
L	Н	L	$X^{16} + X^{15} + X^{13} + X^7 + X^4 + X^2 + X^1 + 1$			
L	Н	Н	$X^{12} + X^{11} + X^3 + X^2 + X + 1$	CRC-12		
н	L	L	$X^8 + X^7 + X^5 + X^4 + X + 1$			
Н	L	Н	X ⁸ + 1	LRC-8		
Н	Н	L	$X^{16} + X^{12} + X^5 + 1$	CRC-CCITT		
Н	Н	н	$X^{16} + X^{11} + X^4 + 1$	CRC-CCITT RE- VERSE		

RECOMMENDED OPERATING CONDITIONS

	DADAMETER		LIMITS		UNIT	
	PARAMETER	Min	Тур	Max	UNIT	
Vcc	Supply voltage	4.75	5.0	5.25	٧	
CP	Clock input	0		12	MHz	

7

CRC Generator/Checker

8X01A/9401

DC ELECTRICAL CHARACTERISTICS FOR 8X01A

		1					
PARAMETER	DESCRIPTION	TEST CONDITIONS ¹	Min Typ		Max	UNIT	
V _{IH}	Input high voltage		2.0			V	
V _{IL}	Input low voltage				0.8	٧	
V _{IC}	Input clamp diode voltage	V _{CC} = Min, I _{IN} = -18mA		-0.9	-1.5	V	
V _{OH}	Output high voltage	$V_{CC} = Min, I_{OH} = -400\mu A$	2.7	3.4		V	
	0.4-4.1	V _{CC} = Min, I _{OL} = 4.0mA		0.35	0.4	V	
V _{OL}	Output low voltage	V _{CC} = Min, I _{OL} = 8.0mA		0.45	0.5	٧	
I _{IL}	Input low current	V _{CC} = Max, V _{IN} = 0.4V		-0.22	-0.36	mA	
I _{IH}	Input high current	V _{CC} = Max, V _{IN} = 2.7V			20	μΑ	
I _{IH}	Max input current	V _{CC} = Max, V _{IN} = 7V			0.1	mA	
los	Output short circuit current	$V_{CC} = Max, V_{OUT} = 0V^2$	-10		-42	mA	
loc	Supply current	V _{CC} = Max, inputs open		60	110	mA	

DC ELECTRICAL CHARACTERISTICS FOR 9401

					LINIT		
PARAMETER	DESCRIPTION	TEST CONDITIONS ¹	Min	Тур	Max	UNIT	
V _{IH}	Input high voltage	Guar. input high voltage	2.0			V	
V _{IL}	Input low voltage	Guar. input low voltage			0.8	V	
V _{IC}	Input clamp diode voltage	V _{CC} = Min, I _{IN} = -18mA		-0.9	-1.5	V	
V _{OH}	Output high voltage	$V_{CC} = Min, I_{OH} = -400\mu A$	2.4	3.4		٧	
		V _{CC} = Min, I _{OL} = 4.0mA		0.35	0.4	V	
V _{OL}	Output low voltage	V _{CC} = Min, I _{OL} = 8.0mA		0.45	0.5	V	
I _{IL}	Input low current	V _{CC} = Max, V _{IN} = 0.4V		-0.22	-0.36	mA	
		V _{CC} = Max, V _{IN} = 2.7V		1.0	40	μΑ	
IIH	Input high current	V _{CC} = Max, V _{IN} = 5.5V			1.0	mA	
los	Output short circuit cur- rent ²	V _{CC} = Max, V _{OUT} = 0V	-15		-100	mA	
Icc	Supply current	V _{CC} = Max, inputs open		70	110	mA	

NOTES:

^{1.} Commercial — $V_{CC}(MIN) = 4.75V$; $V_{CC}(MAX) = 5.25V$.

^{2.} No more than one output should be shorted at a time.

CRC Generator/Checker

8X01A/9401

AC ELECTRICAL CHARACTERISTICS FOR 8X01A V_{CC} = 5V, T_A = +25°C

				TEST		LIMITS		UNIT
PARAMETER	DESCRIPTION	FROM	то	CONDITIONS	Min	Тур	Max	UNIT
f _{max}	Max clock freq				12			MHz
Pulse widths:								
$t_w - \overline{CP}(L)$	Clock low			See Figure 2	35			ns
$t_{\mathbf{w}}^{"} - \overline{P}(L)$	Preset low		İ	See Figure 3	35			ns
t _w – MR(H)	Master reset high			See Figure 4	35			ns
Set-up/hold times:								
t _s – D	Set-up time	Data	Clock		55			ns
$t_s - \overline{CWE}(L)$	Set-up time	CWE	Clock	See Figure 5	55		1	ns
th-D & CWE	Hold time	Data & CWE	Clock		0			ns
Propagation delay:								
t _{PLH.PHL}	Low-to-High and		Data	See Figures			55	ns
	High-to-Low	PRESET	output	1, 2, & 3				
t _{PLH,PHL}	Low-to-High and		Data	See Figure 4			55	ns
	High-to-Low	Master reset	output		-			
t _{PLH,PHL}	Low-to-High and		Error	See Figure 3			55	ns
	High-to-Low	PRESET	output					
t _{PLH,PHL}	Low-to-High and		Error	See Figure 4			55	ns
	High-to-Low	Master reset	output					
t _{PLH,PHL}	Low-to-High and		Data	See Figure 2			55	ns
	High-to-Low	CP	output					
t _{PLH,PHL}	Low-to-High and		Error	See Figure 2			55	ns
	High-to-Low	CP	output					
t _{REC}	Recovery time	Preset, MR	Clock	See Fig. 3 & 4	35			ns


AC ELECTRICAL CHARACTERISTICS FOR 9401 V_{CC} = 5V, T_{A} = +25°C


				TEST		LIMITS		
PARAMETER	DESCRIPTION	FROM	то	CONDITIONS	Min	Тур	Max	UNIT
f _{max}	Max clock freq				12	20		MHz
Pulse widths:								
$t_w - \overline{CP}(L)$	Clock low			See Figure 2	35			ns
$t_w - \overline{P}(L)$	Preset low			See Figure 3	40	30		ns
t _w – MR(H)	Master reset high			See Figure 4	35	25		ns
Set-up/hold times:								
t _s – D	Set-up time	Data	Clock		55	35		ns
t _s – CWE	Set-up time	CWE	Clock	See Figure 5	55	35		ns
th-D & CWE	Hold time	Data & CWE	Clock		0	-8		ns
Propagation delay:								
t _{PLH.PHL}	Low-to-High and	PRESET	Data	See Figures		40	60	ns
	High-to-Low		output	1, 2, & 3				
t _{PLH,PHL}	Low-to-High and	Master reset	Data	See Figure 4		30	55	ns
	High-to-Low		output					
t _{PLH,PHL}	Low-to-High and	PRESET	Error	See Figure 3		40	60	ns
	High-to-Low		output					
t _{PLH,PHL}	Low-to-High and	Master reset	Error	See Figure 4		40	60	ns
	High-to-Low		output					
t _{PLH,PHL}	Low-to-High and	CP	Data	See Figure 2		30	55	ns
	High-to-Low		output					
t _{PLH,PHL}	Low-to-High and	CP	Error	See Figure 2		40	60	ns
	High-to-Low		output					
t _{REC}	Recovery time	Preset, MR	Clock	See Fig. 3 & 4	35	25		ns


7

TEST CIRCUIT

INPUT/OUTPUT STRUCTURES







TEST CIRCUITS AND WAVEFORMS





Figure 2. Propagation Delay — $\overline{\text{CP}}$ to Q and $\overline{\text{CP}}$ ER



V_M = 1.3V for 74S; V_M = 1.5V for all other TTL familes.

Figure 3. Propagation Delay — P to Q and ER; Recovery Time — P to CP





Figure 4. Propagation Delay — MR to Q and ER; Recovery Time — MR to CP



V_M = 1.3V for 74S; V_M = 1.5V for all other TTL families. The shaded areas indicate when the input is permitted to change for predictable output performance.

Figure 5. Set-up and Hold Times — D to $\overline{\text{CP}}$, CWE to $\overline{\text{CP}}$, and $\overline{\text{PME}}$ to $\overline{\text{CP}}$

Signetics

8X02A Control Store Sequencer

Product Specification

Logic Products

FEATURES

- 10-Bit Address Generator (1024 Microinstruction Addressability)
- Operating Frequency Exceeding 12 MHz
- Direct Branching Over Full Address Range
- Conditional Branching
- Subroutine Branching Capability
- 4-Level Stack Register File

- Loop Control Facility Using Stack
- Three-State Address Outputs

PRODUCT DESCRIPTION

The Signetics 8X02A Control Store Sequencer generates addresses to access instructions from a microprogram memory (control store). This high-speed device provides an efficient means of controlling the flow through a microprogram


with a powerful set of sequencing functions. The 8X02A can directly address up to 1024 microinstructions; however, the total address space can be expanded by adding conventional paging techniques. Combined with memory, the 8X02A forms a powerful control section CPU's, controllers, test equipment, and other microprogram-controlled systems.

8X02A PACKAGE AND PIN DESIGNATIONS

N P	ACKAGE			
A ₁ 1 A ₁₀ 2 A ₂ 3	60 RCP 39 WG 38 GNT		IDENTIFIER	· site it site
A11 4 A3 5	37 CASEN 36 DTACK	1, 28, 27	$AC_2 - AC_0$	Inputs used to select any one of eight Address Control Functions - see Table 1.
A12 6	35 RAS	2	ĒN	Enable three-state address outputs (A ₀ - A ₉); active-low input.
A4 7 A13 8 A5 9	34 MA ₀ 33 MA ₁ 32 MA ₂	3 – 6, 8 – 13	A ₀ – A ₉	Three-state address outputs used to specify microprogram address; $(A_0 = LSB, \ A_9 = MSB)$.
A14 10	31 GND	7	GND	Ground
Vcc 11 A6 12 A15 13	30 MA ₃ 29 MA ₄ 28 MA ₅	14 – 21, 23, 24	B ₀ – B ₉	Branch address inputs: $(B_0 = LSB, B_9 = MSB)$.
A7 14 A16 15	27 MA ₆ 28 MA ₇	22	V_{CC}	Supply voltage.
As 16	25 MA:	25	CLK	Clock input (positive edge used for all triggering).
A17 17 As 18 A18 19 SEL1 20	24 CP 23 SEL2 22 REQ2 21 REQ1	26	TEST	Active-high condition input used to determine conditional skips, branches, subroutine calls, and loop termination.
	R NUMBER BX02AN			

7

Control Store Sequencer



FUNCTIONAL OPERATION

As shown in Figure 1, the data appearing on the address output pins (A_0-A_9) is the contents of the 10-bit Address Register. On the rising edge of the clock input pulse (CLK), a new address is latched into the Address Register. This new address is supplied via the Address Multiplexer which selects one of five sources:

- Branch Address Input (B₀ B₉)
- Current Address + 1
- Current Address + 2 (for the SKIP function)
- Stack Register File (most recent entry)
- All Zeroes (RESET)

The selection of the next address is determined by the "Address Control Function" specified by inputs $AC_0 - AC_2$ and the TEST input. Table 1 defines the eight Address Control Functions.

The "Reset" (RST) Address Control Function unconditionally forces all Address Register bits to zero on the rising edge of CLK. Sequential microprogram flow is provided by the "Increment" (INC) function which unconditionally increments the Address Register by one for each clock cycle. The Address Register automatically wraps around from the highest address (all "1s") to the lowest address (all "0s").

As shown in Table 1, the TEST input is used to conditionally execute four of the eight Address Control Functions. If the TEST input is **low** (false), the Address Register is simply

incremented by one — (for the BLT function, the Stack Pointer is also decremented). If the TEST input is **high** (true), the sequencer executes one of the following:

- Skip (TSK) the Address Register is incremented by two.
- Branch (BRT) the Address Register is loaded from the Branch Address Inputs.
- Branch-to-Subroutine (BSR).
- Branch-to-Loop (BLT).

The Stack Register File holds up to four 10-bit addresses and operates in the Last-In/First-Out (LIFO) mode. A Stack Pointer keeps track of the next register of the Stack File to be written into; the pointer is incremented after each "push" and decremented after each "pop" — see Table 1. When branching to a subroutine (BSR), the return address (current address + 1) is "pushed" onto the stack and the branch address input is loaded into the Address Register. To return from a subroutine, the "POP" function pops the return address off the stack and loads it into the Address Register.

The "Push-for-Looping" (PLP) function may be specified in the first instruction of a loop to "push" the current address onto the stack: the Address Register is incremented. A "Branch-to-Loop" (BLT) function placed at the end of the loop "pops" the stack and conditionally branches to the top-of-loop address, depending on the TEST input. If the test for repeating the loop is satisfied (TEST input high), the sequencer causes a branch

back to the first instruction of the loop in which the top-of-loop address is "pushed" back onto the stack. If the test fails (TEST input low), the top-of-loop address is discarded, the stack pointer is decremented and the Address Register is incremented. A combination of subroutines and loops may be nested up to four levels deep.

In abnormal circumstances, the Stack Pointer will wraparound from the fourth to the first register of the Stack File and vice-versa. If the stack is full (four addresses currently stored), an additional "push" causes the first (oldest) entry to be overwritten — (the four most recent entries are always maintained). If the stack is empty, a "pop" will access the fourth register of the Stack File; however, the contents of this register may be unpredictable.

The three-state address outputs (A_0-A_9) are controlled by a common enable input (\overline{EN}) . When the enable input is **high**, the output drivers are placed in the high-impedance state allowing alternative access to the microprogram memory. Other circuit functions are unaffected by \overline{EN} .

NOTE

To implement a RESET externally it is necessary to force all Address Control Inputs (AC $_0$ – AC $_2$) to the **high** state until at leasi one rising edge of CLK has occurred. If the AC inputs are supplied directly from the microprogram memory, a RESET may be accomplished by disabling the memory out puts. Pullup resistors should be provided to achieve the required high voltage level.

Table 1. Address Control Functions

	MNEMONIC AND	CC	NTRO	L LIN	ES	NEXT APPRECO	OTAGE OPERATION	STACK
	DESCRIPTION	AC ₂	AC ₁	AC ₀	Test	NEXT ADDRESS	STACK OPERATION	POINTER
TSK	- Test and skip	0	0	0	0	Current address + 1 Current address + 2	No change No change	No change No change
INC	- Increment	0	0	1	X	Current address + 1	No change	No change
BLT	- Branch to loop if test condition is true	0	1	0	0	Current address + 1 From stack register file	POP (ignore data) POP (read)	Decrement by 1 Decrement by 1
POP	 Pop stack (return from subroutine) 	0	1	1	X	From stack register file	POP (read)	Decrement by 1
BSR	- Branch to subroutine if test condition is true	1 1	0	0	0	Current address + 1 Branch address inputs B ₀ - B ₉	No change PUSH (write current address + 1)	No change Increment by 1
PLP	- Push for looping	1	0	1	X	Current address + 1	PUSH (write current address)	Increment by 1
BRT	- Branch if test condition is true	1 1	1	0	0	Current address + 1 Branch address inputs B ₀ - B ₉	No change No change	No change No change
RST	- Reset address to zero	1	1	1	X	All zeroes	No change	No change

X = Don't Care

ABSOLUTE MAXIMUM RATINGS

		PARAMETER	RATING	UNIT
-	V _{CC}	Power supply voltage	+ 7	Vdc
-	VIN	input voltage	+ 5.5	Vdc
-	Vo	Off-state output voltage	+5.5	Vdc
-	TSTG	Storage temperature range	-65 to +150	°C

DC ELECTRICAL CHARACTERISTICS conditions: Commercial – V_{CC} = 5.0V (±5%), 0°C \leq T_A \leq 70°C

		7507 00110110110				
PARAMETER	DESCRIPTION	TEST CONDITIONS	Min	Min Typ ¹		UNIT
VIII	High level input voltage	V _{CC} = Min	2			
V _{IH} V _{IL}	Low level input voltage	V _{CC} = Min			0.8	1
V _{IC}	Input clamp voltage	V _{CC} = Min; I _I = -18mA			-1.5) v
V _{OH}	High level output voltage	V _{CC} = Min; I _{OH} = -2.6mA	2.4	3.4		
V _{OL}	Low level output voltage	V _{CC} = Min; I _{OL} = 8mA		0.42	0.5	
l _l	Input current at maximum input voltage	V _{CC} = Max; V _I = 5.5V		1	100	μΑ
l _{l+1}	High level input current: AC ₂ - AC ₀ , TEST, CLK	$V_{CC} = Max; V_{IH} = 2.7V$		< 0.1	40	μА
	$B_9 - B_0$, \overline{EN}		many has seminary and management in a second	< 0.1	20	1
I _{IL}	Low level input current: AC ₂ - AC ₀ , TEST, CLK	$V_{CC} = Max; V_{II} = 0.4V$		-24	-800	μΑ
	B ₉ – B ₀ , EN			-12	-400	
los	Short circuit output current ²	V _{CC} = Max	-15	-60	-100	mÀ
I _{OZH}	High-Z state output current – high level	$V_{CC} = Max; V_{OH} = 2.7V$			20	μА
lozL	High-Z state output current - low level	$V_{CC} = Max; V_{OL} = 0.4V$			-20	μΑ
loc	Supply current	V _{CC} = Max		170	250	mA

IOTES:

[.] Typical limits are: V_{CC} = 5.0V and T_A = 25°C. L. For purposes of testing, not more than one output should be shorted at a time.

Signetics Logic Products Product Specification

Control Store Sequencer

8X02A

AC ELECTRICAL CHARACTERISTICS conditions: Commercial – V_{CC} = 5.0V (±5%), 0°C \leq T_A \leq 70°C Loading – See Test Loading Circuit

		REFER	ENCES	LIMITS4			
PARAMETERS ¹		From	То	Min	Typ ²	Max	UNIT
Pulse wie	dth:						
t _{CW}	Clock cycle time	1 CLK	1 CLK	80			ns
tpwH	Clock high	1 CLK	↓ CLK	35	24		ns
tpWL	Clock low	↓ CLK	↑ CLK	15	9		ns
	ion delay: Low to high-Z	↑ EN	A ₀ – A ₉		14	20	ns
t _{PHZ}	High to high-Z	↑ EN	A ₀ – A ₉		35	42	ns
t _{PZL}	High-Z to low	↓ EN	A ₀ – A ₉		10	20	ns
t _{PZH}	High-Z to high	↓ EN	A ₀ – A ₉		20	30	ns
t _{PHL}	High to low	1 CLK	↓ A ₀ – A ₉		25	45	ns
t _{PLH}	Low to high	1 CLK	1 A ₀ – A ₉		25	45	ns
t _{HA}	Address output hold time ³	1 CLK	A ₀ – A ₉	13			ns
•	old times: Function set-up time	AC ₀ - AC ₂	1 CLK	20	18		ns
tsk	Branch set-up time	B ₀ - B ₉	↑ CLK	15	7		ns
tsı	Test set-up time	TEST	1 CLK	20	15		ns
t _{HF}	Function hold time	1 CLK	AC ₀ - AC ₂	20	2		ns
tHK	Branch hold time	↑ CLK	B ₀ – B ₉	15	9		ns
t _{HI}	Test hold time	1 CLK	TEST	12	-2		ns

NOTES:

^{1.} Parameter definitions are illustrated in the Timing Diagrams - See Figure 2.

^{2.} Typical limits are: $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.


t_{HA} is the minimum time the current address outputs remain stable before changing. This delay may be used to provide some of the hold times required for the AC, B, and TEST inputs, if these inputs are determined by the microprogram memory addressed by the 8X02A.

^{4.} This data supercedes the November, 1980 edition of this data sheet.


Control Store Sequencer

8X02A

TIMING DIAGRAM



AC VOLTAGE WAVEFORMS AND TEST LOADING



Control Store Sequencer


APPLICATION

FUNCTIONAL DESCRIPTION

Figure 3 shows a typical configuration of an 8X02A-based control section in a CPU application. Microinstructions read from the memory are used to produce control signals for

the CPU and to determine the next microinstruction via the 8X02A Address Control inputs (AC $_0$ – AC $_2$). In the case of a conditional branch or skip, the status condition applied to the 8X02A TEST input is selected according to the microinstruction. In a branch-type microinstruction, a branch field typically supplies the 8X02A Branch Address inputs (B $_0$ – B $_9$). (In non-branching instructions, this field may

contain other CPU control information.) When a macroinstruction is presented to the CPU, the starting address of the microprogram routine which executes the macroinstruction is presented to the Branch Address inputs. Similar configurations may be used for other applications in which the Branch Address inputs are typically supplied directly from the microprogram memory.



Signetics

8X41 Autodirectional Bus Transceiver

Product Specification

Logic Products

DESIGN FEATURE

- Intelligent bidirectional bus repeater with self-generating or external control
- Eight independent channels
- Open-collector outputs (meets DEC UNIBUS* specifications)
- TTL compatible
- High speed (30-nanoseconds max)
- Expandable to any number of bits
- High input impedance for every operating value of V_{cc}
- Low input current (less than 100microamperes); high output current (up to 70-milliamperes)
- 0.6 in. 24-pin DIP
- +5V supply

USE AND APPLICATION

- Minicomputers
- Microcomputers MOS/Bipolar
- Communications
- Signal buffer
- Bus fan-out extensions
- Distributed processing
- Bidirectional bus connector/ isolator

PRODUCT DESCRIPTION

The Signetics 8X41 Autodirectional Bus Transceiver is a general purpose asynchronous device ideal for system bus expansion applications. The 8X41 consists of eight data channels, each with one pair of terminals (A_i and B_i); each data channel can be operated independently.

The device requires no external controls since all intelligence is internally generated; thus, operation of the device is completely autonomous. The first logic

low signal that occurs on one channel terminal $(A_i \text{ and } B_i)$ will be repeated on the corresponding terminal $(B_i \text{ or } A_i)$ of the same channel.

The 8X41 is designed for use in open-collector bus systems where high speed and low-current inputs/high-current outputs are required. In system configurations, the discrete capabilities of the bus transceiver can be expanded by parallel connection to service any number of bits. To provide reliable operation and integrity of data transfers, all channels are disabled by an on-chip power monitor whenever V_{CC} falls below approximately 4V.


FUNCTIONAL OPERATION

The 8X41 (Figure 1) consists of eight functionally independent yet logically identical channels. Each channel consists of two bus terminals (Ai and Bi); each terminal is internally connected to an open-collector driver and a highimpedance receiver. The monitoring state of each channel is defined when both terminals (Ai and Bi) are "high"; in this state, the internal logic of the 8X41 continually examines the A and B bus signals to determine signal direction --Ai to Bi or Bi to Ai. A low signal occurring at either of the two terminals causes the open-collector driver on the opposite terminal to follow suit: hence, the signal is repeated by the 8X41. For each channel, latches L1 and L2 determine signal direction. As shown in the truth table for these latches, there is no transmission of data when both signals are low; however, this condition should never occur during normal system operation.


The internal automatic direction control can be overridden by either or both of the common disable inputs — \overline{DBA} and \overline{DAB} . When \overline{DBA} is driven low (\overline{DAB} = high), the B_i to A_i path is inter-

rupted and the device becomes a unidirectional repeater in the A_i to B_i direction only. With these conditions reversed (\overline{DAB} = low and \overline{DBA} = high), the A_i to B_i path is interrupted and the chip functions as a unidirectional repeater in the B_i to A_i direction. When both control signals are low, data passage is inhibited in both directions. Refer to the I/O truth table for all possible input/output conditions.

8X41 PACKAGE/PIN DESIGNATIONS



Autodirectional Bus Transceiver




DBA	DAB	FUNCTION
0	0	Data transmission inhibited
0	1	A _i →B _i
1	0	A _i ←B _i
1	1	$A_i \rightarrow B_i$ $A_i \leftarrow B_i$

i = Channel 0, 1, 2, 3, 4, 5, 6, or 7 $A_i \rightarrow B_i$ = Data transmission from A_i to B_i $A_i \leftarrow B_i$ = Data transmission from B_i to A_i

TRUTH TABLE

LAT	CHES	BIDEOTION OF BATA		
L ₁	L ₂	DIRECTION OF DATA		
1	1	Monitoring state		
1	0	A _i to B _i		
0	1	B _i to A _i		
0	0	No transmission		

LOAD CIRCUIT FOR OUTPUTS



INPUT/OUTPUT TRUTH TABLE

EXTERNAL	CONTROLS	INPUT	SIGNALS	OUTPUT DRIVER SIGNAL		
DAB	DBA	Ai	B _i	ADi	BD _i	
Н	н	L	L	н	Н	
Н	н	L	н	Н	L	
н	н	н	L	L	н	
н	Н	н	н	Н	н	
н	L	L	L	Н	L	
н	L	L	н	Н	L	
н .	L	н	L	Н	Н	
н	L	н	н	Н	н	
L	н	L	L	L	н	
L	Н	L	н	Н	Н	
L	Н	н	L	L	н	
L	Н	Н	н	Н	н	
L	L	X	l x	Н	Н	

NOTES:

 A_i = External signal AD_i = Output A driver B_i = External signal BD_i = Output B driver X = Don't care

DC CHARACTERISTICS $V_{CC} = 5V$ (±5%); $T_A = 0$ °C to 70°C

	DADAMETED	TEGT COMPLETIONS		LIMITS			
PARAMETER Pue entent leur veltege (driver		TEST CONDITIONS	Min	Min Typ		רואט	
V _{OL}	Bus output low voltage (driver ON)	$I_{OL} = 70 \text{mA};$ $V_{CC} = \text{MIN}$			0.5	V	
*V _B	Bus input threshold voltage (driver OFF)		1.3		1.7	V	
V _{IH} (DBA, DAB only)	High level input voltage		2.0			V	
V _{IL} (DBA, DAB only)	Low level input voltage				0.8	٧	
V _{IC}	Input clamp voltage	V _{CC} = MIN; I _{IL} = -18mA			-1.5	V	
V _{PD}	Power ON/OFF detector threshold voltage		3.7		4.35	V	
I _{IH} (DBA, DAB only)	High level input current	$V_{CC} = Max;$ $V_{IN} = 2.7V$			20	μΑ	
I _{IL} (DBA, DAB only)	Low level input current	V _{CC} = Max; V _{IN} = 0.4V			-0.4	mA	
t.	Bus input current	$V_{CC} = Max;$ $V_{B} = 2.5V^{*}$			100	μΑ	
11	(driver OFF)	$V_{CC} = Max;$ $V_{B} = 0V^{\star}$			-20	μΑ	
l _{OFF}	Bus leakage current (power OFF)	V _{CC} = 0V; V _B = 2.5V*	And the second s		100	μΑ	
I _{CC} Supply current		$V_{CC} = Max;$ $A_0 - A_7 = Low \text{ or}$ $B_0 - B_7 = Low \text{ and}$ $\overline{DBA} = \overline{DAB} = High$		145	180	mA	

NOTE:

AC CHARACTERISTICS $V_{CC} = 5V$ (±5%); $T_A = 0$ °C to 70°C

242445752	DECODINE	FDOM	T0	TECT COMPLETIONS		LIMITS	5	
PARAMETER	DESCRIPTION	FROM	то	TEST CONDITIONS	Min	Тур	Max	UNIT
t _{PLL}	Propagation delay	Low A _i Low B _i	Low BD _i Low AD _i	DBA = DAB = High			30	ns
t _{PHH}	Propagation delay	High A _i High B _i	High BD _i High AD _i	DBA = DAB = High			30	ns
	December dalou	High Ai	High BD _i	DBA = Low; DAB = High			25	ns
t _{DHH}	Propagation delay	High B _i	High AD _i	DAB = Low; DBA = High			25	ns
	December delet	Low Ai	Low BDi	DBA = Low; DAB = High			25	ns
toll	Propagation delay	Low Bi	Low ADi	DAB = Low; DBA = High			25	ns
t _{DEH}	Propagation delay	Low DAB	High AD _i	DAB = Low; A _i = Low			30	ns
t _{DEL}	Propagation delay	High DBA	Low AD _i	$\overline{DAB} = Low; B_i = Low$			30	ns
t _{DEH}	Propagation delay	Low DBA	High BD _i	DBA = Low; B _i = Low			30	ns
t _{DEL}	Propagation delay	High DAB	Low BD _i	$\overline{DBA} = Low; A_i = Low$			30	ns
t _r	Recovery time (see timing diagram)	_		DBA = DAB = High		20		ns

NOTES:

A_i = External signal

AD_i = Output A driver

B_i = External signal


BD_i = Output B driver

 $^{^{\}star}V_{B} = V_{BUS}$

8X41


Autodirectional Bus Transceiver

8X41 TIMING DIAGRAM




Autodirectional Bus Transceiver

USING THE 8X41 IN A BUS-SHARED CONFIGURATION



- Refer to Truth Tables adjacent to Figure 1 for data control capabilities.

INTERFACING 8X41 TO IEEE 488 BUS



Signetics

8X60 FIFO RAM Controller (FRC)

Product Specification

Logic Products

FEATURES

- 12-Bit FIFO Address Generator
- Data Rate Exceeding 8MHz
- Asynchronous Read/Write Operations
- Three-State Address Outputs
- User-Defined Word Width
- Specifically Designed for Use with High-Speed Bipolar RAMs (Adaptable for Use with MOS RAMs)
- TTL Input and Output
- 16mA Address-Drive Capability

USE AND APPLICATION

- Interface Between Independently-Clocked Systems
- Buffer Memories for Disk and/or Tape
- Data Communication Concentrators
- CPU/Terminal Buffering
- DMA Applications
- CRT Terminals

PRODUCT DESCRIPTION

The Signetics 8 x 60 FIFO RAM Controller (FRC) is an address and status generator designed to implement a high-speed/high-capacity First-In/First-Out (FIFO) stack utilizing standard off-the-shelf RAMs — see **Applications** on the last page of this data sheet. The FRC can control up to 4096 words of buffer memory; intermediate buffer sizes can be selected — refer to the memory length table on the next page. Built-in arbitration logic handles read/write operations on a first-come/first-served basis.

As shown in Figure 1, the FRC consists of:


- A 12-Bit Write Address Generation Counter (Counter #1) and a 12-Bit Read Address Generation Counter (Counter #2).
- A 12-Bit Up/Down Status Counter (Counter #3).
- Twelve Three-State Address Drivers.
- · Control Logic.

The two address counters, #1 and #2, respectively, are used to generate write and read addresses; the outputs of these counters are multiplexed to the three-state address drivers. Counter #3 generates full, empty, and half full status.

FUNCTIONAL OPERATION

The FRC operates in either of two basic modes — write into the FIFO buffer memory or read from the FIFO buffer memory. These two operations are described in subsequent paragraphs and the complete sequence is summarized in Table 1. Typical Write/Read timing relationships, arbitration logic, and chipenable control are shown in the Timing Diagrams.

PACKAGE AND PIN DESIGNATOR



ORDER NUMBERS N8X60N, RB8X60F


PIN NO.	IDEN- TIFIER	FUNCTION
1	V_{BB}	Supply voltage for internal circuits.
2, 14, 21	GND	Circuit ground.
3	รัเ	Shift-In request for write cycle; active-low input.
4 ,	SŌ	Shift-Out request for read cycle; active-low input.
5	RESET	Active-low master reset input.
6	CE	Active-low chip enable input.
7	WRITE	Write cycle address valid; active-low output.
8	READ	Read cycle address valid; active-low output.
9	FULL	Memory full status output; also, override input capability. Active when high.
10	HALF FULL	Memory half-full status output; active-high.
11	EMPTY	Memory empty status output; also, override input capability. Active when high.
12	LS1	Least significant bit (LSB) of the memory length select input.
13	LS2	Most significant bit (MSB) of the memory length select input.
15 - 20	A ₁₁ - A ₀	Three-state address

outputs: $A_0 = LSB$.

Supply voltage.

22 - 27

Vcc



FIFO BUFFER MEMORY — WRITE CYCLE

To perform a write operation, \overline{SO} must be high and SI must be low. When these conditions exist and other control parameters (Table 1) are satisfied, the write address in Counter #1 (Figure 1) is output to the address bus via the multiplexer and WRITE output goes low (Note. Normally, the WRITE output goes low after the address output becomes state—refer to WRITE Cycle Timing Diagram. The WRITE output may then act as a write or chip enable for the RAMs that are used to implement the memory.

When the **write** cycle is ended (\$\overline{S}\$i is forced high), the \overline{WRITE} output goes **high**, the address output buffers return to a high-impedance state. Counter #1 (Write Address Generation) and Counter #3 (Status) are both incremented, and Counter #2 (Read Address Generation) remains unchanged.

FIFO BUFFER MEMORY -- READ CYCLE

To perform a read operation, \overline{SI} must be **high** and \overline{SO} must be **low**. When these conditions exist and other control parameters (Table 1) are satisfied, the read address contained in Counter #2 (Figure 1) is output to the address bus and the \overline{READ} output goes **low**.

When the **read** cycle is ended (SO is forced **high**) the READ output goes **high**, the output buffers return to a high-impedance state. Counter #2 (Read Address Generation) is incremented. Counter #3 (Status) is decremented, and Counter #1 (Write Address Generation) remains unchanged.

MEMORY LENGTH

LS1	LS2	HALF LENGTH	FULL LENGTH
L	L	2048	4096
Н	L	32	64
L	Н	512	1024
Н	Н	128	256

CONTROL LOGIC

To prevent the possibility of operational conflicts, \overline{S} I and \overline{S} O are treated on a first-come/ first-served basis; these two input signals are controlled by internal arbitration logic — refer to the applicable **Timing Diagrams** and **AC Characteristics** for functional and timing relationships. If one cycle is requested while the other cycle is in progress, the requested cycle will commence as soon as the current-cycle is complete (provided other control parameters are satisfied)

As shown in the accompanying diagram, the buffer length of the FIFO memory can be hardware-selected via the Length Select (LS1, LS2) Inputs. When less than the maximum length is selected, the unused highorder bits of the address outputs are held in the high-impedance state.

Generation of the status output signals (HALF FULL, FULL and EMPTY) is a function of the Length Select (LS1, LS2) inputs and the current state of Status Counter #3. In general, the status outputs reflect the conditions that follow:

 HALF FULL — this status output signals goes high on the positive-going edge of Si if the MSB of the selected length of Counter #3 becomes a "1". The HALF FULL signal will go from high-to-low on the positive-going edge of SO when, after the **read** cycle, the selected length of Counter #3 changes from "100 ... 00" to "011 ... 11". For example, if the selected memory length is 256 words (FULL = 256), then HALF FULL = 128 words; hence, on the positive-going edge of \overline{SO} when Counter #3 reaches a count of 127, the HALF FULL output will go from **high-to-low**.

- FULL this signal serves both as a status output and as an override input. The FULL signal goes high on the negative-going edge of \$\overline{SI}\$ if all bits of Counter #3 for selected length are equal to "1". The FULL output goes from high-to-low on the negative-going edge of \$\overline{SO}\$.
- EMPTY this signal also serves as a status output and as an override input. On the negative-going edge of SO, the EMPTY output is driven high if Status Counter #3 contains a value of "1"; on the positive-going edge of SO, the counter is decremented to "0". The EMPTY output goes from high-to-low on the negative-going edge of SI.

Once the FULL signal is **high**, further Write Cycle Requests (\overline{Si} = low) are ignored; similarly, once the EMPTY signal is **high**, further Read Cycle requests (\overline{SO} = low) are ignored. However, to accommodate diversified applications, the FULL and EMPTY outputs are

8X60

open-collector with on-chip 4.7K passive pull-up resistors. If either the FULL or EMPTY pins are forced **low** via external control, the corresponding **write** or **read** cycle may resume (provided the external FULL or EMPTY input is held **low** until the corresponding <u>WRITE</u> or READ output goes **low**) and the address/ status counters will continue normal operation*—refer to Table 1.

The user must force the RESET input low to initialize the chip. (Note. If the RESET signal is driven low during a write or read cycle, the

address output may have a short period of uncertainty before assuming a high-impedance state.) The following actions occur when RESET is active:

- All internal counters are set to "0".
- All address output lines are forced to the high-impedance state.
- HALF FULL and FULL outputs are forced low.
- WRITE, READ, and EMPTY outputs are forced high.

When $\overline{\text{CE}}$ is **high**, the address output lines are forced to the high-impedance state, further **write** or **read** cycle requests are ignored, and all counters remain unchanged. If $\overline{\text{CE}}$ switches from **low**-to-**high** during a **write** or **read** cycle, the cycle in progress is always completed before the disabled state is entered. For details of these operations, refer to the timing information shown later in this data sheet.

*Refer to Note on inside back cover

Table 1. Summary of Operation

11	NPUT	S		INITIAL	RESULTING OUTPUTS			COMMENTO
RESET CE SI SO		so	CONDITIONS	WRITE	READ	Address Bus	COMMENTS	
L	Х	Х	Х		Н	Н	Hi-Z	Reset all counters to 0.
Н	Х	Н	Н		Н	Н	Hi-Z	No action
Н	L	L	н	FULL = L	L	Н	Write address from Ctr #1	Shift into FIFO stack (Write Cycle)
Н	L	L	Н	FULL = H	Н	Н	Hi-Z	Stack full (write inhibited)
Н	L	Н	L	EMPTY = L	Н	L	Read address from Ctr #2	Shift out of FIFO stack (Read Cycle)
Н	L	Н	L	EMPTY = H	Н	Н	Hi-Z	Stack empty (read inhibited)
Н	L	L	1	Write cycle in progress	L	н	Write address from Ctr#1	Continue write cycle (until SI goes high)
Н	L	ļ	L	Read cycle in progress	н	L	Read Address from Ctr #2	Continue read cycle (until SO goes high)
Н	L	L	L	EMPTY = H	L	н	Write address from Ctr #1	Shift in (read inhibited)
Н	L	L	L	FULL = H	н	L	Read address from Ctr #2	Shift out (write inhibited)
Н	L	1	Н	Write cycle in progress	1	н	Goes to Hi-Z	Increment write address counter #1 and status counter #3
Н	L	Н	1	Read cycle in progress	Н	1	Goes to Hi-Z	Increment read address counter #2; decrement status counter #3
Н	L	1	L	Write cycle in progress (note 1)	1	ļ	Changes to read address from Ctr #2	Increment write address counter #1 and status counter #3
Н	L	L	1	Read cycle in progress (note 2)	1	1	Changes to write address from Ctr #1	Increment read address counter #2; decrement status counter #3
Н	Н	1	Н		Н	Н	Hi-Z	Chip disabled
Н	Н	Н	1		Н	Н	Hi-Z	Chip disabled
Н	1	L	×	FULL = L; write cycle begun (note 1)	L	н	Write address from Ctr #1	Continue write cycle (until SI goes high)
Н	1	×	L	EMPTY = L: read cycle begun (note 2)	н	L	Read address from Ctr #2	Continue read cycle (until SO goes high)
Н	1	L	L	FULL = L; EMPTY = L	-	-	-	This set of conditions should be avoided

NOTES:

^{1.} Write cycle will occur if either \overline{SI} goes low before \overline{SO} goes low or EMPTY = H when \overline{SO} goes low.

^{2.} Read cycle will occur if either \overline{SO} goes low before \overline{SI} goes low or FULL = H when \overline{SI} goes low.

Signetics Logic Products Product Specification

FIFO RAM Controller (FRC)

8X60

ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
V _{CC}	Power supply voltage	+7	Vdc
V_{BB}	Supply voltage for internal circuits	+4	Vdc
V_{IN}	Input voltage	+ 5.5	Vdc
V_{O}	Off-state output voltage	+ 5.5	Vdc
T _{STG}	Storage temperature range	-65 to +150	°C

DC ELECTRICAL CHARACTERISTICS Conditions: Commercial — $V_{CC} = 5.0 \text{ V } (\pm 5\%)$, $V_{BB} = 1.5 \text{ V } (\pm 5\%)^1$, $0^{\circ}C \leqslant T_{A} \leqslant 70^{\circ}C$

	DADAMETED	TEGT CONDITIONS	LIMITS			
	PARAMETER	TEST CONDITIONS	Min	Typ ²	Max	UNITS
V _{IH}	High level input voltage	Note 3	2.0			V
V _{IL}	Low level input voltage				0.8	V
V _{OH}	High level output voltage: All outputs except FULL and EMPTY	V _{CC} = MIN; I _{OH} = -2.6mA	2.7	3.5		V
V _{OL}	Low level output voltage: Address Bus, WRITE, READ	V _{CC} = MIN; I _{OL} = 16mA		0.38	0.5	V
	HALF FULL, FULL, and EMPTY	V _{CC} = MIN; I _{OL} = 8mA		0.35	0.5	٧
V _{CD}	Diode clamp voltage: All inputs except FULL and EMPTY	V _{CC} = MIN; I _{CD} = -18mA	-1.5	-0.8		V
l _{IH}	High level input current: All inputs except FULL and EMPTY	V _{CC} = MAX; V _{IH} = 2.7V		0.1	20	μА
	FULL and EMPTY	V _{CC} = MAX; V _{IH} = 2.7V; stack FULL or stack EMPTY (Note 3)		-470	-750	μΑ
I _{IL}	Low level input current: All inputs except FULL and EMPTY	V _{CC} = MAX; V _{IL} = 0.4V		-0.17	-0.4	mA
	FULL and EMPTY	V _{CC} = MAX; V _{IL} = 0.4V; Stack FULL or Stack EMPTY		-1.12	-1.8	mA
ГОН	High level output current: FULL, EMPTY	$V_{CC} = MIN; V_{OH} = V_{CC}$ (min)	V _{CC} = MIN; V _{OH} = V _{CC} (min)		100	μА
l _{OZH}	High-Z output current (HIGH); address bus (Three-state)	V _{CC} = MAX; V _{OUT} = 2.4V		0.9	20	μА
I _{OZL}	High-Z output current (LOW); address bus (Three-state)	V _{CC} = MAX; V _{OUT} = 0.5V		-0.6	-20	μА
l _i	Input leakage current: All inputs except FULL and EMPTY	V _{CC} = MAX; V _{IN} = 5.5V		0.03	0.1	mA
los	Short-circuit output current: address bus and HALF FULL	V _{CC} = MAX; V _{OH} = 0V	-15	-68	-100	mA
	WRITE, READ	V _{CC} = MAX; V _{OH} = 0V	-40	-73	-100	mA
1	Supply current from V _{CC}	V _{CC} = MAX; Address 0°C →		81	140	
ICC		Bus = High-Z 70°C →		81	110	mA
1	Supply current from V _{BB}	0°C →		63	95	
I _{BB}		V _{BB} = Max		63	85	mA

NOTES:

December 4, 1985 7-130

^{1.} V_{BB} can be obtained from a regulated 1.5V supply; alternately, proper supply current (I_{BB}) can be obtained by connecting a 56-ohm (± 5%, 0.5W) resistor in series with V_{CC} as shown later in the APPLICATIONS diagram.

^{2.} Typical limits are: $V_{CC} = 5.0V$; $T_A = 25$ °C.

^{3.} Because of the internal pull-up resistor on the FULL and EMPTY pins, a negative current is required to force the required voltage.

8X60

AC ELECTRICAL CHARACTERISTICS Conditions: Commercial — V_{CC} = 5.0 V (±5%) V_{BB} = 1.5 V (±5%) 0°C \leq T_A \leq 70°C


PARAMETERS	REFERENCES		TEST COMPLIANCE	LIMITS			UNITS
PARAMETERS	From	То	TEST CONDITIONS	Min	Тур	Max	UNITS
Pulse widths:	↑ Sī	↓sī	Charles Till (cate 4)	0.5	40		
T _{LH} SI high	↑ <u>SO</u>	↓ <u>50</u>	Stack approaching FULL (note 1)	25	13		ns
T _{DH} SO high	1 80	↓ SO	Stack approaching EMPTY (note 1)	30	16		ns
Write cycle timing: T _{LA} Address stable delay	↓ S ī	An	FULL = Low; \overline{SO} = High		40	55	ns
T _{AW} Address lead time	An	↓ WRITE		3			ns
T _{LAW} WRITE output active delay	↓ S ī	↓ WRITE	FULL = Low; SO = High	35	51	65	ns
T _{LW} WRITE output inactive delay	↑sī	1 WRITE			3	10	ns
T _{WA} Address lag time	↑ WRITE	An		20	34		ns
T _{LT} Address output disable	↑ङा	An (Hi-Z)			37	60	ns
T _{LF} FULL status active delay	↓ S ī	1 FULL	Stack approaching FULL; SO = High		39	65	ns
T _{LE} EMPTY status inactive delay	↓ S ī	↓ EMPTY	Stack = EMPTY		40	65	ns
T _{HFH} HALF-FULL status active delay	ी डा	1 HALF FULL	Stack approaching HALF-FULL		30	45	ns
T _{DW} WRITE output active after read	↑ <u>so</u>	↓ WRITE	Both SI & READ = Low		74	95	ns
Read cycle timing: T _{DA} Address stable delay	↓ <u>so</u>	An	EMPTY = Low; SI = High		40	55	ns
T _{AR} Address lead time	An	↓READ		-1			ns
T _{DAR} READ output active delay	↓ SO	↓READ	EMPTY = Low; SI = High	30	48	65	ns
T _{DR} READ output inactive delay	↑ S O	1 READ			5	10	ns
T _{RA} Address lag time	↑ READ	An		20	32		ns
T _{DT} Address output disable	↑ <u>so</u>	An (Hi-Z)			37	60	ns
T _{DE} EMPTY status active delay	↓ SO	1 EMPTY	Stack approaching EMPTY; SI = High		38	50	ns
T _{DF} FULL status inactive delay	↓ SO	↓ FULL	Stack = FULL		38	50	ns
T _{HFL} HALF-FULL status inactive delay	↑ <u>so</u>	↓ HALF FULL	Stack exactly HALF-FULL		54	75	ns
T _{LR} READ output active after write	↑ <u>S</u> I	↓ READ	Both SO & WRITE = Low		70	90	ns
Chip enable timing (write): THEW Chip enable hold time ²	↓ S ī	↑ CE	FULL = Low; SO = High	10	1		ns
T _{SEW} Chip disable set-up time ³	↑ CE	↓sī	FULL = Low; SO = High	10	1		ns
T _{PEW} Chip enable delay time	↓ CE	↓ WRITE	FULL = Low; SI = Low; SO = High		69	95	ns
Chip enable timing (read): THER Chip enable hold time ²	↓ <u>so</u>	↑ Œ	EMPTY = Low; \overline{SI} = High	10	1		ns
T _{SER} Chip disable set-up time ³	↑ CE	↓ S O	EMPTY = Low; SI = High	10	1		ns
T _{PER} Chip enable delay time	↓ CE	↓READ	EMPTY = Low; \overline{SO} = Low; \overline{SI} = High		64	95	ns
Reset timing: T _{BB} RESET recovery	↑ RESET	↓ WRITE	Si = Low		57	75	ns
T _{RL} RESET pulse width (low)	↓ RESET	↑ RESET		25	8	, 3	ns
Full/empty override timing:	· NEGET			25	0		113
T _{FW} Override Recovery for FULL	↓ FULL	↓ WRITE	Stack = Full; \overline{SI} = Low; \overline{SO} = High		70	95	ns
T _{ER} Override Recovery for EMPTY	↓ EMPTY	↓ READ	Stack = EMPTY; \overline{SO} = Low; \overline{SI} = High		65	90	ns

NOTES:


- 1. Such that write/read request is inhibited after stack becomes full/empty.
- 2. The earliest rising edge of CE such that the WRITE or READ output always occurs.
- 3. The latest rising edge of $\overline{\text{CE}}$ such that the $\overline{\text{WRITE}}$ or $\overline{\text{READ}}$ output never occurs.

8X60

TEST LOADING CIRCUITS




AC TEST WAVEFORMS



8X60


TIMING DIAGRAMS




^{*}The rising edge of $\overline{\text{CE}}$ should not occur within 10-nanoseconds before or after a falling edge of $\overline{\text{SI}}$ or $\overline{\text{SO}}$.


8X60

TIMING DIAGRAMS (Continued)



APPLICATIONS





Signetics

Section 8 Surface Mounted ICs

Logic Products

ę.	

Signetics

Surface Mounted ICs

Logic Products

INTRODUCTION

Economic survival is driving the electronics industry to use cheaper, faster, more reliable and more dense systems and components. Assembly technologies, such as SMD (Surface Mounted Device) technology, developed and used in hybrids and for military electronics for over two decades, is being adapted to commercial electronics as part of this evolution. With SMD technology, components are soldered directly to a metalized footprint on the surface of the board or substrate rather than being inserted through holes drilled in the board and then soldered. Because of this evolution, package styles specially designed to facilitate surface mounting are now in high demand

The reasons for the change to SMD technology vary from one customer to another, but the primary motivator is higher profits through lower manufacturing and material costs, or an improved product, or both.

Improved Electrical Performance

Because SMD packages are much smaller than their DIP counterparts, they have much less capacitance and inductance, and provide improved AC performance, especially in high-speed environments. They help to minimize problems associated with ground bounce and multiple output switching found with standard DIP packages. The SO package is especially suitable for high-speed families such as FAST and High-Speed CMOS where package inductance can induce or compound problems not normally found in slower technologies.

Ease Of Automation

SMD pick-and-place machines offer higher yields, faster cycle rates (3 – 10x faster), and much higher throughput volumes than automatic insertion machines for DIP packages.

Greatly Increased Densities

Greatly increased densities can be achieved through surface mounting. The packages themselves are much smaller (as much as 70%) and can be placed much closer together. Furthermore, both sides of the board can be used with SMDs.

Reduced Board Costs

The number of layers, total size of the board and the number of plated through holes can be reduced, thus lowering the total cost of the board (many companies claim savings of 30 to 50%).

Easier Board Rework

In those instances where rework is necessary, it is much faster and cheaper with SMDs.

Improved Reliability

Not only are the components proving to be at least as reliable as their DIP counterparts, but surface mounted assemblies show fewer failures in stress tests than equivalent through hole assemblies.

Lower Shipping, Storage And Handling Costs

SMD components are up to 70% smaller and weigh up to 90% less than DIPs (up to 95% savings in storage area for Tape & Reel SMD components vs DIPs and up to 90% savings in component weight). Surface mount assemblies offer additional savings in both weight and space, both of which can be linked to increased profits.

SMD packages for integrated circuits fall into two categories: Swiss Outline also known as Small Outline (SO) and the Plastic Leaded Chip Carrier (PLCC).

SO PACKAGE

The SO package was developed by N.V. Philips Corp, originally for the Swiss watch industry. In the mid 1970s Signetics introduced linear ICs in SO packages to the US market (hybrid and telecommunications). As demand grew, other technologies such as FAST, Low Power Schottky, Schottky, TTL, CMOS, High-Speed CMOS (HC and HCT),

ECL, ROMs, RAMs, PROMs, were made available in SO packages.

The SO is a dual-in-line plastic package with leads spaced 0.050" apart and bent down and out in a Gull-Wing format. It comes in two widths: 0.150" SO, and 0.300" SOL (SO-Large) depending on the pin count.

As ICs became more complex and the number of pins grew, the standard dual-in-line packages grew longer and wider, presenting new electrical and mechanical problems. Some of these were resolved with the introduction of the ceramic leadless chip carrier (LCC). These were square, ceramic packages without leads which can be socketed or soldered directly to a substrate if the thermal coefficient of expansion of the chip carrier and the substrate are matched.

In 1980, the Plastic Leaded Chip Carrier (PLCC) was introduced as a cheaper alternative to the LCC. However, this was at the same time that SMD was winning acceptance in commercial electronics and the PLCC was seen as an ideal SMD package for the higher pin count devices (those with more than 28 leads). The PLCC is a square, plastic package with leads on four sides, spaced down and under in a J-Bend configuration. It is available in the higher pin counts: 20, 28, 44, 52, 68, 84 with even higher pin counts under development.

The smallest square PLCC is the 20 pin package. There are many reasons for this; the primary one is that below 20 pins, the package would be as thick as it is square,

Table 1

PIN COUNT	so	SOL	PLCC
8	x		
14	×		
16	×	×	
18		×	x (rectangular)
20		×	X
24		×	
28		×	x
44			X
52			x
68			X
84			x

Surface Mounted ICs

Table 2. Maximum Thermal Resistance (θ_{JA}) Values for SMD Packages (°C/W)

PINS	so	SOL	PLCC
8	160		
14	115		
16	110	90	
20		85	70
24		75	
28		70	60
44			42
52			39
68			42
84			32

NOTE:

For more detailed information see Application Note SMD100 entitled "Thermal Considerations For Surface Mounted Devices" contained in the Application Note section of this data manual.

resulting in a cube-like package which would be very difficult to handle in an automated environment.

Logic and linear devices are available in SO while the more complex parts such as Micro-processors, Microcontrollers, Complex Peripherals, large memory devices, and other higher pin count integrated circuits will be found in the PLCC.

ASSEMBLY

The assembly of these SMD packages is virtually the same as for the older DIP packages using the same materials and most of the same equipment and assembly technologies.

The only differences in the process are the smaller lead frames, different lead bends (gull-wing for SO and J-Bend for the PLCC), and closer spacing resulting in a much smaller package for the same basic die.

RELIABILITY

Reliability studies of SMD components, conducted not only by Signetics and Philips, but many of our competitors and our customers have revealed that these packages are at least as reliable as the standard plastic DIP packages that have been used over the past 20 years. In several cases, test results of the SMD packages have been better than their DIP counterparts.

THERMAL CHARACTERISTICS

Thermal characteristics of ICs have always been a major consideration to producers and users of electronics products because an increase in junction temperature (T_J) can have an adverse effect on the long term operating life of an IC. The advantages realized by miniaturization have trade-offs in terms of increased junction temperatures. Some of the variables affecting T_J are controlled by the producer of the IC, while others are controlled by the user and the environment in which the device is used.

With the increased use of SMD, thermal management remains a valid concern because not only are the packages much smaller, but the thermal energy is concentrated much more densely on the PCB. For these reasons users of SMD must be more aware of all the variables affecting T_.J.

Power Dissipation

Power dissipation (P_D) varies from one device to another depending on technology and complexity. It can be obtained by multiplying V_{CCmax} by the I_{CC} characterized at the maximum ambient temperature expected (in the case of TTL, 70°C).

- Junction temperature (T_J) is the temperature of a powered IC measured at the substrate diode. When the device is powered, the heat generated causes the T_J to rise above the ambient temperature (T_A).
- All standard TTL, Schottky, Low Power Schottky, and FAST being built by Signetics use copper leadframes.
- The ability of the package to conduct heat from the chip to the environment is expressed in terms of thermal resistance, normally called Theta JA (θ_{JA}) . θ_{JA} is the total resistance from the junction to ambient and is often separated into two components: θ_{JC} (junction to case) and θ_{CA} (case to ambient). $\theta_{JA} = \theta_{JC} + \theta_{CA}$. θ_{JA} values for SMD packages are listed in Table 2.
- All measurements are in still air.
- TA max is +70°C.
- I_{CC} characterized at nominal V_{CC} and +70°C ambient.
- Calculate power (P) by multiplying V_{CC} nominal x I_{CC} at +70°C.
 P = I_F
- Calculate rise in (T_J) by multiplying Power by θ_{JA} . T_J = P x θ_{JA}
- Add T_J + T_{A max}. If result is greater than 120°C, then thermal mounting or some other way to reduce the T_J must be used.

Factors Affecting Thermal Resistance

In addition to possible loading and duty cycle factors in some technologies, there are several factors which affect θ_{JA} of any IC package. Effective thermal management demands a sound understanding of all these variables.

Package variables include the leadframe design, leadframe material, the plastic used to encapsulate the device, and to a lesser extent, other variables such as the die size and die attach methods. While the thermal conductivity of the wire can be calculated, it is too insignificant to be considered as a factor.

Other factors that have a significant impact on the $\theta_{\rm JA}$ include the substrate upon which the package is mounted, the density of the layout, the gap between the package and substrate, the number and length of traces on the surfaces of the board, the use of thermally conductive epoxies, and any external cooling methods.

STANDARDIZATION

The SO package is an industry standard format. In June 1985, the JEDEC (Joint Electronics Engineering Council) of the EIA (Electronics Industries Association) issued a Solid State Product Outlines Standard for each of the SO formats: MS-012 AA-AC for the 0.150" body width SO and MS-013 AA-AE for the 0.300" body width SOL. In addition to the JEDEC Standard, de facto standardization has been achieved in the industry in that most of the major US and European IC manufacturers (more than 15 companies currently) use this standard.

The PLCC is also a standardized format, with a JEDEC Registered Outline #MO-047 AA-AH. It also is multiple sourced with over 10 US IC manufacturers using this standard.

Points worth noting: ALL SO AND SOL PACKAGES HAVE 0.050" LEAD SPACING AND A GULL-WING LEAD BEND, WHILE ALL PLCC PACKAGES HAVE THE SAME LEAD SPACING AND A J-BEND LEAD BEND.


TAPE AND REEL


One revolutionary trend in SMD is the development of Tape and Reel for the IC packages. Philips and several other companies making automatic placement equipment recognized the need for a feed system which allows for positive indexing large volumes of components at high-speed in order to get maximum efficiency out of the new pick-and-place machines. Tubes are limited to a relatively small number of parts (dictated by tube length) and depend on gravity to feed components to the placement head. After several

January 1986 8-4

8

Surface Mounted ICs





8-5

Surface Mounted ICs

proposed tape formats, Philips, Signetics, many of the component and placement equipment manufacturers, and board manufacturers convened under the auspices of EIA (Electronic Industries Association) and agreed on an industry standard specification for Tape and Reel for both SO and PLCC packages. The proposed EIA specification RS 481A is being used by Signetics and Philips, both of whom have shipped components on Tape and Reel since late 1984.

SUCCESS IN SURFACE MOUNTING BEGINS WITH THE DESIGNER

In addition to the different package configurations, surface mounting is done on a much smaller scale. Instead of the plated through holes, metallized footprints must be etched onto the substrate surface.

The designer will be using a more refined set of rules for layout of the surface mount PC board. Because the components can be spaced closer together with small contact spacing, a narrower conductor trace width is necessary. A common signal conductor can be 0.010" to 0.012" wide and 0.015" through 0.030" is adequate for power and ground bussing. The suggested footprint contact area has a generous tolerance. For the SO I.C., a rectangular pattern is used on 0.050" spacing. The length of the pad is 0.050" to 0.060" and the width can vary from 0.020" to 0.035". The 0.025" x 0.050" footprint pattern will work well using the grid placement system favored by most designers. The 0.012" conductor width spaced at 0.025" provides a reasonable 0.013" air gap between traces. However, if conductor traces are routed between contact pads, it will be necessary to neck down the trace width to 0.008" and still retain an equal airgap at each side. Because neck down traces require additional time in both hand taping or CAD/photo plot generation of artmasters, some compromises may be justified. By reducing the contact pad size

to 0.020" x 0.050", it is possible to route a consistent 0.010" conductor trace width and still maintain the desired clearances. However, some PC board shops may not maintain the consistent quality necessary when using this fine line approach over the entire board. It is important to discuss limitation and premium cost penalties with your supplier before full commitment to the 0.010", and smaller, trace widths.

Another very important consideration to be taken into account is the thermal concentration caused by miniaturization. The same die is being used in the SMD as in the DIP, thus the power dissipated is the same; however, the smaller packages are being placed much closer together, concentrating the thermal energy. The trade-offs between the increase in density and the concentration of thermal energy must be evaluated by the board manufacturer

These factors may influence the choice of PCB material, the number of layers, and the thickness of the PCB board. New methods to transfer heat from the package to the board and then away from the board should be considered by the designer.

Other factors to be considered are the placement system, soldering method, post-assembly cleaning, inspection, test, and the availability of parts in SMD packages.

One of the first steps is to list all the devices needed and to determine which ones are available in SMD format. With the growth of popularity of SMD, the number of different functions offered by Signetics continues to grow rapidly. In addition to the SIGNETICS SMD POCKET GUIDE, there are several cross-reference lists available from design and assembly services. However, with the explosive growth of this market NONE OF THESE LISTS ARE NECESSARILY CURRENT. Please check with your local sales office because the parts availability lists are growing almost daily.

When choosing the type of footprints to use, it is very important that the designer considers the soldering method being used.

Basically there are two types of soldering in use today: flow soldering (wave, drag, or hot solder dip) and reflow soldering (vapor phase, infrared, thermal conduction through the PCB, and hot air).

The SO package can be soldered using a flow soldering method. The devices must be attached to the PCB by means of an adhesive because the device side of the board will be facing down as it goes through the solder wave. The orientation of the part as it goes through the solder wave can play an important role in the elimination of bridges. Experiments should be conducted by the user to determine the best footprints for use in a particular soldering system. Some users feel that the narrower footprints help to reduce solder bridges. Others have been experimenting with rounded footprints to reduce bridging during wave soldering and claim to have had very good results.

Reflow soldering has been done for many years in the hybrid industry. A solder paste or solder cream is applied to the footprint prior to placement of the component. These pastes and creams contain tiny spheres of solder suspended in a carrier which contains the flux. As the substrate temperature is raised, the flux, solvents, and carriers are driven off and the solder liquifies. Various melting point pastes and creams are available. As the liquid solder migrates to the metallized footprints, the surface tension is enough to move the leaded components. For SO packages, this can be an advantage because it acts as a self-positioning mechanism. However, it can be a problem for the smaller passive components if the solder paste isn't printed on evenly. If there is an uneven amount of solder paste on one end of one of these smaller devices, the surface tension can pull stronger on one side causing



DF0049GS






Figure 3. Planning - Layout And Component Placement


8-6

8

Surface Mounted ICs







Surface Mounted ICs

a "tombstoning" effect, i.e., one end of the device is lifted straight up.

Many variations of footprint patterns are possible. The formula shown in Figure 1 is applicable for both reflow and wave solder processes. Many configurations are possible and should be tried on an experimental basis before commitment to a large production run. Both time and development costs can be conserved by utilizing design and process consultants specializing in surface mount technology.

Figures 1 and 2 show some typical footprints used in reflow soldering. Note that the width of the footprint for the SO package varies from 0.025" to 0.035". Most users tend towards the narrow footprint. Further, the length of these prints should be kept as short as possible to prevent the part from swimming or sliding back and forth on the footprint while still allowing a good meniscus.

Another factor worth noting is that the footprint for PLCC should not extend too far under the package as this could promote solder bridges under the package where they can not be seen during inspection. The footprint for the PLCC should extend out further from the package than the lead itself to allow a good meniscus that will result in a strong, inspectable bond.

Careful placement of related components will allow a more effective use of a much smaller surface area. The interconnections that can be made on the substrate surface result in the elimination of feedthrough holes. Reduction of these holes and their associated pad areas further increase the density of the layout, and reduce total board cost as well. As indicated, the SO package has the same pinout on two parallel rows as found on the older DIP packages being replaced. Arranging related ICs in blocks or functional clusters with their associated discreet components can also help to maximize the use of the available surface area.

For several reasons, many users have expressed their preference for SO format through 28 pins. The SO is much smaller and lighter than the PLCC. The SOL, although a bit longer than the PLCC, still occupies about the same board space as you can see below.

Further, when using several packages and connecting them together, a given number of SO and SOL packages would take much less space than the same number of PLCCs, simply because of the interconnect geography. (See Figure 3).

Besides being smaller, the SO format is dualin-line and has the same pinouts as those of a standard DIP (PLCC pinouts vary between devices as well as between manufacturers). The SO format is easier to handle and is much easier to visually inspect.

For devices over 28 pins, the PLCC is the package of choice, largely because it can hold a much larger die than the 0.300" wide SO packages.

In the early days of PCB technology when plated through holes were not possible, designers were forced to carefully plan component arrangements and connections. Using experience and ingenuity, they were able to eliminate crossovers while reducing the need for unwanted jumpers. With the advent of plated through holes and mutilaver boards. the restriction to single sided boards was eliminated. Using the single sided concept the techniques used to interconnect the SMDs are as important as the footprint patterns. As noted before, the contact pads on 0.050" centers, range between 0.025" and 0.035" in width. Prior to choosing to add a feedthrough hole on the pad itself, two factors should be considered: 1) The hole diameter selected must allow for a reasonable location tolerance. A 0.010" to 0.015" diameter plated through hole in 0.062" thick FR4 material may increase the cost of your PCB. 2) Unless the feedthrough hole on the footprint area is either plugged or masked, in a reflow soldering situation, the solder will tend to migrate away from the IC contact resulting in a poor solder joint.

It is more desirable to add a separate pad for via or feedthrough requirements. To further provide for routing conductor traces while insuring an acceptable air gap, you may choose to use a 0.035" to 0.037" square pad for these feedthrough holes. The square configuration will furnish more than enough metal in the diagonal corners to compensate for the reduced annular cross section at the sides of the square. The 0.035" - 0.037" square feedthrough pad can be spaced at 0.050" when necessary or on the more traditional 0.100" pad. With this spacing it is possible to route two 0.012" wide conductor traces between pads, something only possible before with costly mutilayer designs using leaded through hole technology.

The feedthrough pad is then connected to the component contact area with a narrow trace. This narrow trace reduces migration of the solder paste during the reflow process. To further reduce migration of the liquid solder,

application of solder mask coating over surface areas not requiring solder is recommended. This coating is applied with a wet screen process or photographically as a dry film and will act as a dam to contain solder to the contract area. (See Figures 4 and 5).

When using reflow soldering, the trace width should be about half the width of the footprint pattern. As noted before the signal carrying conductors are generally 0.012" to 0.015" wide. Supply voltages are carried on wider traces. When running traces between the device leads, it will be necessary to reduce the width to about 0.008" which provides an 0.008" gap between the trace and the edge of the pads when using 0.025" pads.

Because the SMDs are so much smaller than their leaded counterparts, the scale of the layout should be considered. On larger boards with a mix of SMDs and leaded devices, a 2:1 scale may be adequate. More complex layouts can be designed at 4:1 scale with excellent results. The larger scale will make it possible to increase density while assuring accuracy. If designing with a CAD system, accuracy and density can both be increased by increasing the grid resolution. Routing conductors traces will require careful planning, it is customary to use a 90° or 45° angle (Figure 6) when traces must divert from a continuous line.

Offset stepping several 0.012" wide conductor traces on 0.025" spacing will require necking down at the point of direction change to maintain the desired air gap. The start and stop points of photoplotter aperture runs must be carefully executed to reduce the chance of overlay and shorting. If outside services are used for digitizing or photoplotting, discuss your requirements for accuracy before proceeding. Some compromises may have to be made to ensure quality and control costs. Preparing artmasters on mylar using precision tape products and pre-printed footprint patterns may afford more flexibility during your entry into SMD technology. Changes can be made easily, and economical photo reduction processes will provide high quality working film. The technique used to prepare working film is a choice generally influenced by inhouse capability or services available in a

Dramatic changes are taking place throughout this industry. Surface mount technology is key to an efficient transition into miniaturization and automation of electronic production.

Signetics

Section 9 Package Outlines

Logic Products

INDEX

Introduc	etion	9.3
Α	Plastic Leaded Chip Carrier	0.5
D	Plastic Small Outline	9-6
N	Plastic Standard Dual-In-Line	

Signetics

Package Outlines

Logic Products

INTRODUCTION

The following information applies to all packages unless otherwise specified on individual package outline drawings.


- Dimensions are shown in Metric units (Millimeters) and English units (Inches).
- Lead material: Copper Alloy, solder (63%Sn/37%Pb) dipped.
- 3. Body material: Plastic (Epoxy)
- Thermal resistance values are determined by temperature sensitive parameter (TSP) method. This method uses the forward voltage drop of a calibrated di-

ode to measure the change in junction temperature due to a known power application. The substrate diode of a Bipolar technology device is generally the diode used in these tests. Die size and test environment have significant effects on thermal resistance values.

PLASTIC PACKAGES OUTLINES										
Package Type	Number of Leads	Package Feature	Package Ordering Code	Package Outline Code	Thermal Resistance θJA/JC (°C/W)	Die Size (square mils)	Test Conditions			
							Test Ambient	Test Fixture		
SO ¹ (Copper Leadframe)	14 pin (SO-14)	3.9mm (.15") Body width	D	DH1	124/37	2,500		Device soldered to Philips glass epoxy test board (1.12" x .75" x .059") with .008009" stand-off. Accuracy: ±15'		
	16 pin (SO-16)		D	DJ1	113/36					
	16 pin (SOL-16)	7.5mm (.30") Body width	D	DJ2	98/30	AND THE RESERVE OF THE PROPERTY OF THE PARTY	at room temperature	Device soldered to Philips glass epoxy test board (1.58" x.75" x.059") with .008009" stand-off. Accuracy: ±15%		
	20 pin (SOL-20)		D	DL2	90/28	5,000				
	24 pin (SOL-24)		D	DN2	76/26					
	28 pin (SOL-28)		D	DQ2	70/24	10,000				
PLCC ² (Copper Leadframe)	44 pin (PLCC-44)	.650" Square body	Α	AX1	50/20	15,000		Device soldered to Philips glass epoxy test board (2.24" x 2.24" x .062") with .008 – .009" stand-off. Accuracy: ±15%		
DIP ³ (Copper Leadframe)	14 pin (DIP-14)	.300" Lead row centers	N	NH1	89/44	2,500	Still air at room temperature	Device in Textool ZIF socket with .040 inch, stand-off. Accuracy: ±15%		
	16 pin (DIP-16)		N	NJ1	86/43					
	20 pin (DIP-20)		N	NL1	74/32	5,000 at		Device in Textool ZIF socket with .040 inch, stand-off. Accuracy: ±15%		
	24 pin SLIM DIP (DIP-24)		N	NN1	65/36					
	24 pin (DIP-24)	.600" Lead row centers	N	NN3	59/30					
	28 pin (DIP-28)		N	NQ3	52/27	10,000				
	40 pin (DIP-40)		N	NW3	45/19	15,000				


NOTES:

- 1. SO = Small Outline
- 2. PLCC = Plastic Leaded Chip Carrier
- 3. DIP = Dual-In-Line Package




- 4. Package Symbolization for Plastic Dual-In-Line Package (DIP) Top Side
- 5. Package Symbolization for Plastic Small Outline Package (SO) Top Side

AX1/PLASTIC PLCC-44




9

DH1/PLASTIC SO-14




DJ1/PLASTIC SO-16




January 1986

9-6

DJ2/PLASTIC SOL-16




DL2/PLASTIC SOL-20




9

DN2/PLASTIC SOL-24




DQ2/PLASTIC SOL-28




9-8

NH1/PLASTIC DIP-14




NJ1/PLASTIC DIP-16




9


NL1/PLASTIC DIP-20




NN1/PLASTIC DIP-24




NN3/PLASTIC DIP-24



NQ3/PLASTIC DIP-28



NW3/PLASTIC DIP-40





Electronic components and materials for professional, industrial and consumer uses from the world-wide Philips Group of Companies

Argentina: PHILIPS ARGENTINA S.A., Div. Elcoma, Vedia 3892, 1430 BUENOS AIRES, Tel. 541-7141/7242/7343/7444/7545.

Australia: PHILIPS INDUSTRIES HOLDINGS LTD., Elcoma Division, 11 Waltham Street, ARTARMON, N.S.W. 2064, Tel. (02) 439 3322

Austria: ÖSTERREICHISCHE PHILIPS BAUELEMENTE INDUSTRIE G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 629111-0.

Belgium: N.V. PHILIPS & MBLE ASSOCIATED, 9 rue du Pavillon, B-1030 BRUXELLES, Tel. (02) 242 74 00.

Brazil: IBRAPE, Caixa Postal 7383, Av. Brigadeiro Faria Lima, 1735 SAO PAULO, SP, Tel. (011) 211-2600.

Canada: PHILIPS ELECTRONICS LTD., Elcoma Division, 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. 292-5161.

Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. 39-4001.

Colombia: IND. PHILIPS DE COLOMBIA S.A., c/o IPRELENSO LTD., Cra. 21, No. 56-17, BOGOTA, D.E., Tel, 2497624.

Denmark: MINIWATT A/S, Strandlodsvej 2, P.O. Box 1919, DK 2300 COPENHAGEN S, Tel. (01) 541133.

Finland: OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. 17271.

France: RTC-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 43388000.

Germany (Fed. Republic): VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-0.

Greece: PHILIPS HELLENIQUE S.A., Elcoma Division, 54, Syngru Av., ATHENS 11742, Tel. 9215311/319.

Hong Kong: PHILIPS HONG KONG LTD., Elcoma Div., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. (0)-245121.

India: PEICO ELECTRONICS & ELECTRICALS LTD., Elcoma Dept., Band Box Building,

254-D Dr. Annie Besant Rd., BOMBAY - 400 025, Tel. 4930311/4930590.

Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, Elcoma Div., Setiabudi II Building, 6th Fl., Jalan H.R. Rasuna Said (P.O. Box 223/KBY) Kuningan, JAKARTA - Selatan, Tel. 512572.

Ireland: PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 693355.

Italy: PHILIPS S.p.A., Sezione Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. 2-6752.1.

Japan: NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. 448-5611.

(IC Products) SIGNETICS JAPAN LTD., 8-7 Sanbancho Chiyoda-ku, TOKYO 102, Tel. (03) 230-1521.

Korea (Republic of): PHILIPS ELECTRONICS (KOREA) LTD., Elcoma Div., Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. 794-5011.

Malaysia: PHILIPS MALAYSIA SDN. BERHAD, No. 4 Persiaran Barat, Petaling Jaya, P.O.B. 2163, KUALA LUMPUR, Selangor, Tel. 774411.

Mexico: ELECTRONICA, S.A de C.V., Carr. México-Toluca km. 62.5, TOLUCA, Edo. de México 50140, Tel. Toluca 91 (721) 613-00.

Netherlands: PHILIPS NEDERLAND, Marktgroep Elonco, Postbus 90050, 5600 PB EINDHOVEN, Tel. (040) 793333.

New Zealand: PHILIPS NEW ZEALAND LTD., Elcoma Division, 110 Mt. Eden Road, C.P.O. Box 1041, AUCKLAND, Tel. 605-914,

Norway: NORSK A/S PHILIPS, Electronica Dept., Sandstuveien 70, OSLO 6, Tel. 68 02 00.

Peru: CADESA, Av. Alfonso Ugarte 1268, LIMA 5, Tel. 326070.

Philippines: PHILIPS INDUSTRIAL DEV. INC., 2246 Pasong Tamo, P.O. Box 911, Makati Comm. Centre, MAKATI-RIZAL 3116, Tel. 86-89-51 to 59.

Portugal: PHILIPS PORTUGUESA S.A.R.L., Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. 683121.

Singapore: PHILIPS PROJECT DEV. (Singapore) PTE LTD., Elcoma Div., Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. 3502000.

South Africa: EDAC (PTY.) LTD., 3rd Floor Rainer House, Upper Railway Rd. & Ove St., New Doornfontein, JOHANNESBURG 2001, Tel. 614-2362/9. Spain: MINIWATT S.A., Balmes 22, BARCELONA 7, Tel. 3016312.

Sweden: PHILIPS KOMPONENTER A.B., Lidingövägen 50, S-11584 STOCKHOLM 27, Tel. 08/7821000.

Switzerland: PHILIPS A.G., Elcoma Dept., Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. 01-48822 11.

Taiwan: PHILIPS TAIWAN LTD., 150 Tun Hua North Road, P.O. Box 22978, TAIPEI, Taiwan, Tel. 7120500.

Thailand: PHILIPS ELECTRICAL CO. OF THAILAND LTD., 283 Silom Road, P.O. Box 961, BANGKOK, Tel. 233-6330-9.

Turkey: TÜRK PHILIPS TICARET A.S., Elcoma Department, Inönü Cad, No. 78-80, P.K.504, 80074 ISTANBUL, Tel. 435910.

United Kingdom: MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. 01-580 6633.

United States: (Active Devices & Materials) AMPEREX SALES CORP., Providence Pike, SLATERSVILLE, R.I. 02876, Tel. (401) 762-9000.

(Passive Devices) MEPCO/ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000.

(Passive Devices & Electromechanical Devices) CENTRALAB INC., 5855 N. Glen Park Rd., MILWAUKEE, WI 53201, Tel. (414)228-7380.

(IC Products) SIGNETICS CORPORATION, 811 East Arques Avenue, SUNNYVALE, California 94086, Tel. (408) 991-2000.

Uruguay: LUZILECTRON S.A., Avda Uruguay 1287, P.O. Box 907, MONTEVIDEO, Tel. 914321.

Venezuela: IND. VENEZOLANAS PHILIPS S.A., c/o MAGNETICA S.A., Calle 6, Ed. Las Tres Jotas, App. Post. 78117, CARACAS, Tel. (02) 2393931.

For all other countries apply to: Philips Electronic Components and Materials Division, International Business Relations, P.O. Box 218. 5600 MD EINDHOVEN, The Netherlands, Telex 35000 phtcnl

AS52

© Philips Export B.V. 1986

This information is furnished for guidance, and with no guarantee as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.

Printed in The Netherlands 9398 141 90011